Memory Organization; Overview - Profichip VPC3+S User Manual

Hide thumbs Also See for VPC3+S:
Table of Contents

Advertisement

4.1

Overview

The internal Control Parameters are located in the first 21 addresses. The
latches/registers either come from the internal controller or influence the
controller. Certain cells are read- or write-only. The internal working cells,
which are not accessible by the user, are located in RAM at the same
address locations.
The Organizational Parameters are located in RAM beginning with address
16H. The entire buffer structure (for the DP-SAPs) is based on these pa-
rameters.
Ident_Number, etc.) and status information (Global_Control command, etc.)
are also stored in these cells.
Corresponding to the parameter setting of the Organizational Parameters,
the user-generated buffers are located beginning with address 40H. All
buffers or lists must begin at segment addresses (8 bytes segmentation for
2K Byte mode, 16 bytes segmentation for 4K Byte mode).
Address
7FFH (FFFH)
Figure 4-1: Memory Table
*
**
***
**** DXB out means input data from another DP-Slave (slave-to-slave communication)
VPC3+S User Manual
Copyright © profichip GmbH, 2012

Memory Organization

In
addition,
000H
Control Parameters
:
(latches/registers) (21 bytes)
015H
016H
Organizational Parameters (42 bytes)
:
03FH
040H
DP-buffers:
:
:
DP-V1-buffer:
DP-V2-buffer:
Data in means input data from DP-Slave to DP-Master
Data out means output data from DP-Master to DP-Slave
Number of buffers depends on the entries in the SAP-List
Revision 1.04
general
parameter
Function
Data in (3)*
Data out (3)**
Diagnosis data(2)
Parameter data (1)
Configuration data (2)
Auxiliary buffers (2)
SSA-buffer (1)
SAP-List (1)
Indication / Response buffers ***
DXB out (3)****
DXB-buffers (2)
CS-buffer (1)
PLL-buffer (1)
4
Memory Organization
data
(Station_Address,
Internal working cells
4
19

Advertisement

Table of Contents
loading

Related Products for Profichip VPC3+S

Table of Contents