Table of Contents
Advertisement
EP-MVP3G-M/2/5
The EP-MVP3G-M/2/5 supports (3) 168-pin DIMMs (Dual In-line Memory
Module). The DIMMs can be either EDO (Extended Data Out) or SDRAM
(Synchronized DRAM). The DIMMs may be installed using just one chip.
•
DIMM SDRAM may be 83MHz (12ns), 100MHz (10ns) or 125MHz
(8ns) bus speed.
•
If you use both 50ns and 60ns memory you must configure your BIOS
to read 60ns.
•
When using Synchronous DRAM we recommend using the 4 clock
variety over the 2 clock.
Figure 2 and Table 1 show several possible memory configurations using both
SIMM and DIMM.
T
t o
l a
M
e
m
o
y r
=
1
8 2
M
B
M
a
i x
m
u
m
=
2
6 5
M
B
M
a
i x
m
u
m
=
3
4 8
M
B
M
a
i x
m
u
m
* SDRAM only supports 8, 16, 32, 64, 128MB DIMM modules.
* We recommend to use PC100 Memory Module for bus speed between
66MHz and 100MHz.
* Using non-compliant memory with higher bus speed (over clocking) may
severely compromise the integrity of the system.
Figure 2
D
I
M
M
1
D
I
B (
a
n
k
/ 0
) 1
B (
a
E
D
O
S /
D
R
A
M
*
8
M
, B
6 1
M
, B
2 3
M
, B
N
o
e n
4 6
M
, B
1
8 2
M
B
X
1
E
D
O
S /
D
E
D
O
S /
D
R
A
M
*
8
M
, B
6 1
8
M
, B
6 1
M
, B
2 3
M
, B
4 6
M
, B
4 6
M
, B
1
8 2
M
B
X
1
1
8 2
M
B
X
E
D
O
S /
D
R
A
M
*
E
D
O
S /
D
8
M
, B
6 1
M
, B
2 3
M
, B
8
M
, B
6 1
4 6
M
, B
1
8 2
M
B
X
1
4 6
M
, B
1
Table 1
B a nk 0/1
B a nk 2/3
B a nk 4/5
M
M
2
D
I
M
M
3
n
k
/ 2
) 3
B (
a
n
k
/ 4
) 5
N
o
e n
R
A
M
*
M
, B
2 3
M
, B
N
o
e n
1
R
A
M
*
E
D
O
S /
D
R
A
M
*
M
, B
2 3
M
, B
8
M
, B
6 1
M
, B
2 3
M
8 2
M
B
X
1
4 6
M
, B
1
8 2
M
B
X
Installation
-S y nc hro n ou s
-E D O
, B
1
Page 3-5
Hide quick links:
Advertisement
Table of Contents
