Platform Flash Memory; Linear Flash + Cpld - Xilinx M401 User Manual

Configuration Options

Platform Flash Memory

The Platform Flash memory can also be used to program the FPGA. The Platform Flash
memory can hold up to four configuration images, which are selectable by the two least
significant bits of the configuration address DIP switches.
Note:
the least significant bit of the configuration address DIP switches.
The board is wired so the Platform Flash memory can download bitstreams in Master
Serial, Slave Serial, Master SelectMAP (parallel), or Slave SelectMAP (parallel) modes.
Using the iMPACT tool to program the Platform Flash memory, the user has the option to
select which of the four modes to use for programming the FPGA. The configuration mode
DIP switches on the board must be set to match the programming method being used by
the Platform Flash memory.
The configuration source selector switch should be in the Plat Flash setting if the use of
Platform Flash memory is desired.
When set correctly, the Platform Flash memory programs the FPGA upon power-up or
whenever the Prog button is pressed.

Linear Flash + CPLD

Data stored in the linear flash can be read by the CPLD and used to program the FPGA.
Depending on the logic design in the CPLD, up to eight configuration images can
theoretically be supported.
Note:
The board is wired so the CPLD can download bitstreams via Master Serial, Slave Serial,
Master SelectMAP (parallel), or Slave SelectMAP (parallel) modes. The configuration
mode DIP switches on the board must be set to match the programming method being
used by the CPLD.
The configuration source selector switch should be in the CPLD Flash setting if the use of
CPLD + Platform Flash is desired.
When set correctly, the CPLD programs the FPGA upon power-up or whenever the Prog
button is pressed.
www.BDTIC.com/XILINX
32
ML402 Platform Flash memory can hold two configuration images, which are selectable by
Note: ML402 linear flash can hold up to four configuration images.
www.xilinx.com ML401/ML402/ML403 Evaluation Platform
UG080 (v2.5) May 24, 2006
R