Appendix 9.6 When Clearing Received Data - Mitsubishi QJ71C24N User Manual

Melsec-q series
Hide thumbs Also See for QJ71C24N:
Table of Contents

Advertisement

APPENDIXES

Appendix 9.6 When clearing received data

Switch No.
Switch 1
Switch 2
Switch 5
Address Decimal (Hexadecimal)
168 (A8
App. - 46
The following program example uses the receive data clear request area of the buffer
memory.
Refer to Section 6.1.4 for received data clear.
(1) Program conditions
The following program clears the received data in the OS area of the QJ71C24N
when the receive clear command (X1025) turns ON.
(a) Devices used
• Receive clear command ......................................................... X1025
• Receive clear processing execution command...................... M10
• Receive clear command pulse signal..................................... M15
• Receive clear acceptance flag................................................ M16
• Receive clearing flag............................................................... M17
• Communication disable flag.................................................... M18
• Communication enable flag .................................................... M19
• Completion check flag............................................................. M20
• Receive clear processing execution status acquisition
command ................................................................................ M21
• Receive clear processing execution status judgment
command ................................................................................ M22
• Completion device for REMFR/REMTO instruction ............... M100 to 103
• Normal/abnormal completion flag for REMFR/REMTO
instruction................................................................................ M200, M201
• Receive data clear request area information.......................... D0
• Clear request........................................................................... D1
(b) Intelligent function module switch settings (Refer to Section 4.5.2)
Bit
Position
Designated value
b0
OFF
b1
OFF
b2
OFF
b3
OFF
b4
OFF
b5
OFF
b6
ON
b7
ON
b8 to b15
(c) Buffer memory settings used in this example
CH1
)
Receive data clear request
H
:
Description
Operation setting
Data bit
Parity bit
Transmission
Even/odd parity
setting
Stop bit
Sum check code
Write during RUN
Setting modifications
Communication rate setting
Communication protocol setting
Station number setting
Name
MELSEC-Q
Independent
7 bits
No
Odd
1 bit
No
Enabled
Enabled
19200bps
Non-procedure protocol
Station 0
App. - 46
Setting
value
07C0
H
0006
H
0000
H
Setting
value
0, 1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Qj71c24n-r2Qj71c24n-r4Qj71c24Qj71c24-r2

Table of Contents