Chipset Configuration; North Bridge; Iio Configuration - Supermicro X10DRH-CLN4 User Manual

X10DRH-CLN4/iLN4 Motherboard User's Manual
CPU C6 Report (Available when Power Technology is set to Custom)
Select Enable to allow the BIOS to report the CPU C6 state (ACPI C3) to the
operating system. During the CPU C6 state, power to all cache is turned off.
The options are Disable and Enable.
Enhanced Halt State (C1E)
Select Enable to use the "Enhanced Halt State" feature, which will significantly
reduce the CPU's power consumption by reducing the CPU's clock cycle and
voltage during a "Halt State." The options are Disable and Enable.
CPU T State Control (Available when Power Technology
is set to Custom)
ACPI (Advanced Configuration Power Interface) T-States
If this item is set to Enable, CPU throttling will be supported by the operating
system to reduce power consumption. The options are Disable and Enable.
Chipset Configuration
Warning! Please set the correct settings for the items below. A wrong configuration
setting may cause the system to become malfunction.
North Bridge
This feature allows the user to configure the settings for the Intel North Bridge.
IIO Configuration
EV DFX (Device Function On-Hide) Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a
processor will always remain clear during electric tuning. The options are Dis-
able and Enable.
IIO0 Configuration
IOU2 (II0 PCIe Port 1)
This item configures the PCI-E port Bifuraction setting for a PCI-E port specified
by the user. The options are x4x4, x8, and Auto.
IOU0 (II0 PCIe Port 2)
This item configures the PCI-E port Bifuraction setting for a PCI-E port specified
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
4-10