Chipset Configuration; North Bridge - Supermicro X11SRi-IF User Manual

Table of Contents

Advertisement

CPU C6 Report
Select Enable to allow the BIOS to report the CPU C6 State (ACPI C3) to the operating
system. During the CPU C6 State, the power to all cache is turned off. The options are
Disable, Enable, and Auto.
Enhanced Halt State (C1E)
Select Enable to use Enhanced Halt State technology, which will significantly reduce the
CPU's power consumption by reducing its clock cycle and voltage during a Halt state.
The options are Disable and Enable.
Package C State Control
Package C State
This feature allows the user to set the limit on the C State package register. The options
are C0/C1 State, C2 State, C6 (Non Retention) State, C6 (Retention) State, No Limit,
and Auto.
CPU T State Control
Software Controlled T-States
Use this feature to enable Software Controlled T-States. The options are Disable and
Enable.

Chipset Configuration

Warning: Setting the wrong values in the following features may cause the system to
malfunction.
North Bridge
This feature allows the user to configure the following North Bridge settings.
Memory Configuration
Enforce POR
Select POR (Plan of Record) to enforce POR restrictions on DDR4 frequency and volt-
age programming. The options are POR and Disable.
Memory Frequency
Use this feature to set the maximum memory frequency for onboard memory modules.
The options are Auto, 1866, 2000, 2133, 2400, and 2666.
69
Chapter 4: UEFI BIOS

Advertisement

Table of Contents
loading

Table of Contents