Intel BX80623I52500K Specification page 19

Specification update
Table of Contents

Advertisement

Summary Tables of Changes
No.
B2
C1
D0
N86
X
X
X
N87
N88
X
X
X
N89
N90
X
X
X
N91
N92
N93
X
X
X
N94
X
X
X
N95
N96
X
X
X
N97
X
X
X
N98
N99
X
X
X
N100
X
X
X
N101
X
X
X
Specification Update
E0
B0
C1
D1
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
M0
Plan
Incorrect Debug Exception (#DB) May
No Fix
Occur When a Data Breakpoint is set
X
on an FP Instruction
Modified Cache Line Eviction From L2
Plan
Cache May Result in Writeback of Stale
X
Fix
Data
xAPIC May Not Report Some Illegal Vector
X
No Fix
Errors
Incorrect Duty Cycle is Chosen when On-
Plan
Demand Clock Modulation is Enabled in a
X
Fix
Processor Supporting Hyper-Threading
Technology
Memory Aliasing of Pages as Uncacheable
X
No Fix
Memory Type and Write Back (WB) May Hang
the System
A Timing Marginality in the Instruction Decoder
Plan
X
Unit May Cause an Unpredictable Application
Fix
Behavior and/or System Hang
Missing Stop Grant Acknowledge Special Bus
X
No Fix
Cycle May Cause a System Hang
Check Exceptions May not Update Last-
X
No Fix
Exception Record MSRs (LERs)
Stores to Page Tables May Not Be Visible to
X
No Fix
Pagewalks for Subsequent Loads Without
Serializing or Invalidating the Page Table Entry
Plan
A Timing Marginality in the Arithmetic Logic
X
Fix
Unit (ALU) May Cause Indeterminate Behavior
With TF (Trap Flag) Asserted, FP Instruction
That Triggers an Unmasked FP Exception
X
No Fix
May Take Single Step Trap Before Retirement
of Instruction
BTS(Branch Trace Store) and PEBS(Precise
X
No Fix
Event Based Sampling) May Update Memory
outside the BTS/PEBS Buffer
Brand String Field Reports Incorrect Maximum
Operating Frequency on Intel
X
No Fix
Extreme Edition Processor with 1066 MHz
FSB
Memory Ordering Failure May Occur with
Snoop Filtering Third Party Agents after
X
No Fix
Issuing and Completing a BWIL (Bus Write
Invalidate Line) or BLW (Bus Locked Write)
Transaction
Control Register 2 (CR2) Can be Updated
X
No Fix
during a REP MOVS/STOS Instruction with
Fast Strings Enabled
X
No Fix
Writing the Local Vector Table (LVT)
ERRATA
®
®
Pentium
4
19

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pentium 4

Table of Contents