Siemens ET 200SP Manual page 31

Technology module tm pulse 2x24v
Hide thumbs Also See for ET 200SP:
Table of Contents

Advertisement

Configuring/address space
4.1 Pulse output (single pulse) mode
Byte
offset
Bit 7
relative
to start
address
Channel
0/1
↓ ↓
9
21
10
22
11
23
Note
Channel 1 is only available in two-channel operation of the module.
Control bit/value
OUTPUT_VALUE
SLOT
MODE_SLOT
LD_SLOT
30
Bit 6
Bit 5
Reserved
Explanations
You specify the pulse duration with this value.
Value range:
Pulse duration in μs when high-speed output is deactivated: 10 to 85000000
Pulse duration in μs when high-speed output is activated: 2 to 85000000
If the pulse duration setting is outside the value range, the ERR_OUT_VAL feedback bit is set
and the last valid pulse duration is used.
You specify the load value with this value.
Value range:
On delay in μs: 0 to 85000000
You specify whether to apply a change once or cyclically with MODE_SLOT.
Invalid values trigger setting of feedback bit ERR_LD (when MODE_SLOT = 0) or
ERR_SLOT_VAL (when MODE_SLOT = 1).
You specify whether you want to apply a change in SLOT once or cyclically with this bit.
0 means: As soon as you write the value 2
SLOT is applied once as the On delay and kept until the next change. A change via SLOT
takes effect at the next output sequence. After a restart of the module, the value is overwritten
with the value set in the hardware configuration.
1 means: When you write the value 18
from SLOT in each case is applied cyclically. A change via SLOT takes effect at the next output
sequence.
You specify the meaning of the value in SLOT with this load request:
0000
means: No action, idle
B
0010
means: On delay in μs
B
Values not listed are invalid and trigger setting of feedback bit ERR_LD (when MODE_SLOT =
0) or ERR_SLOT_VAL (when MODE_SLOT = 1).
Bit 4
Bit 3
SET_DQB
SET_DQA
Reserved
Reserved
D
in the corresponding output byte, the value from
D
in the corresponding output byte, the current value
D
Technology Module TM Pulse 2x24V (6ES7138‑6DB00‑0BB1)
Bit 2
Bit 1
Reserved
TM_
CTRL_DQ
D
D
Manual, 05/2019, A5E35061186-AB
Bit 0
SW_
ENABLE
RES_
ERROR

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents