Ucf Location Constraints - Xilinx Spartan-3A User Manual

R

UCF Location Constraints

Figure 15-3
assignment and the I/O standard used, assuming that all connections use single-ended
I/O standards.
Spartan-3A/3AN Starter Kit Board User Guide
UG334 (v1.0) May 28, 2007
provides the UCF constraints for the FX2 connector, including the I/O pin
# ==== FX2 Connector (FX2) ====
NET "FX2_CLKIN" LOC = "M22" |
NET "FX2_CLKIO" LOC = "L21" |
NET "FX2_CLKOUT" LOC = "L22" |
NET "FX2_IO<1>" LOC = "A13" |
NET "FX2_IO<2>" LOC = "B13" |
NET "FX2_IO<3>" LOC = "A14" |
NET "FX2_IO<4>" LOC = "B15" |
NET "FX2_IO<5>" LOC = "A15" |
NET "FX2_IO<6>" LOC = "A16" |
NET "FX2_IO<7>" LOC = "A17" |
NET "FX2_IO<8>" LOC = "B17" |
NET "FX2_IO<9>" LOC = "A18" |
NET "FX2_IO<10>" LOC = "C18" |
NET "FX2_IO<11>" LOC = "A19" |
NET "FX2_IO<12>" LOC = "B19" |
NET "FX2_IO<13>" LOC = "A20" |
NET "FX2_IO<14>" LOC = "B20" |
NET "FX2_IO<15>" LOC = "C19" |
NET "FX2_IO<16>" LOC = "D19" |
NET "FX2_IO<17>" LOC = "D18" |
NET "FX2_IO<18>" LOC = "E17" |
NET "FX2_IO<19>" LOC = "D20" |
NET "FX2_IO<20>" LOC = "D21" |
NET "FX2_IO<21>" LOC = "D22" |
NET "FX2_IO<22>" LOC = "E22" |
NET "FX2_IO<23>" LOC = "F18" |
NET "FX2_IO<24>" LOC = "F19" |
NET "FX2_IO<25>" LOC = "F20" |
NET "FX2_IO<26>" LOC = "E20" |
NET "FX2_IO<27>" LOC = "G20" |
NET "FX2_IO<28>" LOC = "G19" |
NET "FX2_IO<29>" LOC = "H19" |
NET "FX2_IO<30>" LOC = "J18" |
NET "FX2_IO<31>" LOC = "K18" |
NET "FX2_IO<32>" LOC = "K17" |
NET "FX2_IO<33>" LOC = "K19" |
NET "FX2_IO<34>" LOC = "K20" |
NET "FX2_IO<35>" LOC = "L19" |
NET "FX2_IO<36>" LOC = "L18" |
NET "FX2_IO<37>" LOC = "M20" |
NET "FX2_IO<38>" LOC = "M18" |
NET "FX2_IO<39>" LOC = "L20" |
NET "FX2_IO<40>" LOC = "P20" |
Figure 15-3: UCF Location Constraints for 100-Pin Hirose FX2 Connector
www.xilinx.com
Hirose 100-Pin FX2 Edge Connector (J17)
IOSTANDARD = LVCMOS33 ;
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
IOSTANDARD = LVCMOS33 |
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
SLEW = FAST | DRIVE = 8 ;
125