Table of Contents
Advertisement
S5PV210_HARDWARE DESING GUIDE REV 1.0
-
Limit your trace length. Longer trace display more resistance and inductance and introduce more delays. It
also limits the bandwidth which varies inversely with the square of trace length.
Do not use any clock signal loops. Keep clock lines straight when possible.
-
Do not route signals close to the edge of the PCB board.
-
-
Route clock signals on the top layer and make sure that there is no via's. Via's change the impedance and
introduce more skew and reflections.
125
Hide quick links:
Advertisement
Table of Contents
