Table of Contents
Advertisement
z-so
DART
Read and Write
Registers
READ REGIllTER 0
10,
o,!
0. .
o.
0, 0'; 0, :0.1
~l§
'
L.=
:TC~:=~::':':~,'
Er.,UfFEJI. . . . . . . . . .
:=0
l
USED WITH "EXTERNAU
CTS
STATUS INTERRUPT"
NOT IJSEO
MODE
L
IIREA";
·Used Wlttl Special Receive Condl110n Mode
READ REGISTER 2
REGISTER 0
REGISTER 1
REGISTER 2
REGiSTER 3
REGISTER 4
REGISTER 5
R£AD REGISTER I"
I~I~!~I~I~I~I~I~I
I
~~LALLSENT
L--NOTUSED
PARITY ERROR
Rx OVERRUN ERROR
FRAMING ERROR
NOlUSED
WRITE REGISTER 0
1~1~1~1~1~1~1~1~1
TC=j
o
0
NULL CODE
o
0
NOT USED
a
1
RESET EXT/STATuS INTERRUPTS
o
1
CHANNEL RESET
1
0
ENABLE tNT ON NEXT Rx CHARACTER
1
0
RESET T.dNT PENDING
1
1
ERROR RESET
1
1
RETURN FROM INlICH.A ONLY)
L------NOT USED
WRITE REGISTER 2
(CHJlNKEL
B ONLY)
1
0 ,
I
0,1 0,
I
0,1 0,
I
0,
I
0,
1
0
,1
'----~~ l~~"
WRITE REGISTER 4
1~1~1~!~i~I~I~I~1
lI
T
L.=
::::~:::::~~
o
0
NOT USED
o
,
1 STOP 81TICHARACTER
1
0
1VI STOP IITSICHARACTER
1
1
2 STOP IITSICHARACTER
NOT USED
o
0
X1 CLOCK MODE
1
X18 CLOCK MODE
o
)(32 CLOCK MODE'
1
X84 CLOCK MOPE
I~I~I~I~I~I~I~I~I
~
I ~~::l'NTER.RUPT
~V'
VECTOR
.
..
V6
L
Vl
"V;l;lIabie 11 "Status AlleelS
Veclor
Is Programmed
WRITE REGISTER 1
I~:~:~I~I~I~I~I~I
T
I
L:
~:~~~::::~~E
.
,
STATUS AFFECTS VECTOR
(eH.IOHUI
o
(I
RII INT DISABLE
}
o
1
RlI. INT ON FIRST CHA.RA.CTER
ORON
1
OINT ON ALL RIl: CHARACTERS (PARITY
SPECIAL
AFFECTS VECTORI
RECEIVE
INT ON ALL Ax CHARACTERS (PARITY
CONDITION
DOES NOT AFFECT VECTOR)
L-
WAITfREADY ON RfT
L
WAIT/READY FUNCTION
L-
~-
WAIT/READY ENABLE
WRITE REGISTER 3
1
0 ,
!
0,
I
0, 10'10,
!
0,
I
0, 10,
I
1
1
- ' -
LR, EN' B LE
L--NOTUSED
AUTO ENABLES
o
Rx SilTS/CHARACTER
1
Rx 7 IITs/CHARACTER
o
Rx IS BITs/CHARACTER
1
R,.
ItIITS/CHARACTER
WRITE REGISTER 5
1~!~I~I~i~:~i~i~1
T
~
I
L.=
:~:USED
.
~NOTUSED
TIt ENABLE
SEND IREAK
o
T..
511TS
tOR lESS)lCHARACTEA
1
Tx
7
IITSICHARACTER
o
Tx'
BITSICHARACTER
1
Tx 8
BITs/CHARACTER
L----DTR
2044-004. 005
Advertisement
Table of Contents
