Lattice Semiconductor ispClock5400D User Manual page 16

Table of Contents

Advertisement

Lattice Semiconductor
Figure 17. Scope Plot - Skew Measurement
Note a small inherent skew of the outputs plus any set-up delay in cables is about 50-80ps.
3. From the ispClock5406D I
The ispClock5406D Output Group 1 Control dialog appears.
Figure 18. ispClock5406D Output Group 1 Control
2
The I
C utility output group control supports in-system changes to:
- V-Dividers settings/routing for each bank
- Phase-Skew enable
- Output Bank enable, OE control
2
C Utility click the Output Group 1 button.
ispClock5400D Evaluation Board
16
User's Guide

Advertisement

Table of Contents
loading

Table of Contents