AD9380
Hex
Read/Write
Address
or Read-Only
0x56
Read/Write
0x57
Read/Write
0x58
Read/Write
0x59
Read/Write
0x5A
Read
0x5B
Read
0x5E
Read
0x5F
Read
0x60
Read
0x61
Read
Default
Bits
Value
Register Name
[7:0]
00001111
Test
[7]
0*******
A/V Mute Override
[6]
*0******
AV Mute Value
[3]
****0***
Disable Video Mute
[2]
*****0**
Disable Audio Mute
[7]
MCLK PLL Enable
[6:4]
MCLK PLL_N
[3]
N_CTS_Disable
[2:0]
MCLK FS_N
[6]
MDA/MCL PU
[5]
CLK Term O/R
[4]
Manual CLK Term
[2]
FIFO Reset UF
[1]
FIFO Reset OF
[0]
MDA/MCL Three-
State
[6:0]
Packet Detected
www.BDTIC.com/ADI
[3]
HDMI Mode
[7:6]
Channel Status
[5:3]
2
1
0
[7:0]
Channel Status
Category Code
[7:4]
Channel Number
[3:0]
Source Number
[5:4]
Clock Accuracy
[3:0]
Sampling
Frequency
Description
Must be written to 0x0F for proper operation.
A1 overrides the AV mute value with Bit 6.
Sets AV mute value if override is enabled.
Disables mute of video during AV mute.
Disables mute of audio during AV mute.
MCLK PLL enable—uses analog PLL.
MCLK PLL N [2:0]—this controls the division of the MCLK out of
the PLL: 0 = /1, 1 = /2, 2 = /3, 3 = /4, etc.
Prevents the N/CTS packet on the link from writing to the N and
CTS registers.
Controls the multiple of 128 f
1 = 256 f
, 2 = 384, 7 = 1024 f
S
This disables the MDA/MCL pull-ups.
Clock termination power-down override: 0 = auto, 1 = manual.
Clock termination: 0 = normal, 1 = disconnected.
This bit resets the audio FIFO if underflow is detected.
This bit resets the audio FIFO if overflow is detected.
This bit three-states the MDA/MCL lines.
These 7 bits are updated if any specific packet has been received
since last reset or loss of clock detect. Normal is 0x00.
Bit Data Packet Detected
0
AVI infoframe.
1
Audio infoframe.
2
SPD infoframe.
3
MPEG source infoframe.
4
ACP packets.
5
ISRC1 packets.
6
ISRC2 packets.
0 = DVI, 1 = HDMI.
Mode = 00. All others are reserved.
When Bit 1 = 0 (Linear PCM).
000 = 2 audio channels without pre-emphasis.
001 = 2 audio channels with 50/15 μs pre-emphasis.
010 = reserved.
011 = reserved.
0 = software for which copyright is asserted.
1 = software for which no copyright is asserted.
0 = audio sample word represents linear PCM samples.
1 = audio sample word used for other purposes.
0 = consumer use of channel status block.
Audio Channel Status
See CEA 861B for description
See CEA 861B for description
Clock accuracy.
00 = Level II.
01 = Level III.
10 = Level I.
11 = reserved.
0011 = 2 kHz.
0000 = 44.1 kHz.
1000 = 88.2 kHz.
Rev. 0 | Page 30 of 60
used for MCLK out. 0 = 128 f
S
.
S
,
S
Need help?
Do you have a question about the AD9380 and is the answer not in the manual?