Analog Devices AD9380 Manual page 15

Power Management
The AD9380 uses the activity detect circuits, the active interface
bits in the serial bus, the active interface override bits, the
power-down bit, and the power-down pin to determine the
correct power state. There are four power states: full-power,
seek mode, auto power-down, and power-down.
Table 8 summarizes how the AD9380 determines the power
mode and the circuitry that is powered on/off in each of these
modes. The power-down command has priority and then the
Table 8. Power-Down Mode Descriptions
Mode Power-Down
Full Power 1
Seek Mode 1
Seek Mode 1
Power-Down 0
1 Power-down is controlled via Bit 0 in Serial Bus Register 0x26.
2
Sync detect is determined by OR'ing Bit 7 to Bit 2 in Serial Bus Register 0x15.
3
Auto power-down is controlled via Bit 7 in Serial Bus Register 0x27.
www.BDTIC.com/ADI
Table 9. Recommended VCO Range and Charge Pump Current Settings for Standard Display Formats
Standard Resolution
VGA 640 × 480
SVGA 800 × 600
XGA 1024 × 768
SXGA 1280 × 1024
1280 × 1024
TV 480i
480p
720p
1035i
1080i
1080p
1
These are preliminary recommendations for the analog PLL and are subject to change without notice.
Inputs
1 2
Sync Detect Auto PD Enable
1 X
0 0
0 1
X
Refresh
Rate (Hz)
60
72
75
85
56
60
72
75
85
60
70
75
80
85
60
75
60
60
60
60
60
60
automatic circuitry. The power-down pin (Pin 81—polarity set
by Register 0x26[3]) can drive the chip into four power-down
options. Bit 2 and Bit 1 of Register 0x26 control these four
options. Bit 0 controls whether the chip is powered down or the
outputs are placed in high impedance mode (with the exception
of SOG). Bit 7 to Bit 4 of Register 0x26 control whether the
outputs, SOG, Sony Philips digital interface (SPDIF ) or I
(IIS or Inter-IC Sound bus) outputs are in high impedance
mode or not. (See the 2-Wire Serial Control Register Detail
section for more detail.)
3
Power-On or Comments
Everything
Everything
Serial bus, sync activity detect, SOG, band gap
reference
Serial bus, sync activity detect, SOG, band gap
reference
Horizontal Pixel
Frequency (kHz) Rate (MHz)
31.5 25.175
37.7 31.500
37.5 31.500
43.3 36.000
35.1 36.000
37.9 40.000
48.1 50.000
46.9 49.500
53.7 56.250
48.4 65.000
56.5 75.000
60.0 78.750
64.0 85.500
68.3 94.500
64.0 108.000
80.0 135.000
15.75 13.51
31.47 27
45 74.25
33.75 74.25
33.75 74.25
67.5 148.5
Rev. 0 | Page 15 of 60
AD9380
1 1
VCO Range Current
00 101
01 011
01 100
01 100
01 100
01 101
01 110
01 110
01 110
10 011
10 100
10 100
10 101
10 110
10 110
11 110
00 010
00 101
10 100
10 100
10 100
11 110
2
S