Analog Devices AD9380 Manual page 3

SPECIFICATIONS
ANALOG INTERFACE ELECTRICAL CHARACTERISTICS
V , V = 3.3 V, DV = PV
DD D DD DD
Table 1.
Parameter
RESOLUTION
DC ACCURACY
Differential Nonlinearity
Integral Nonlinearity
No Missing Codes
ANALOG INPUT
Input Voltage Range
Minimum
Maximum
Gain Tempco
Input Bias Current
Input Full-Scale Matching
Offset Adjustment Range
1
SWITCHING PERFORMANCE
Maximum Conversion Rate
Minimum Conversion Rate
www.BDTIC.com/ADI
Data-to-Clock Skew
SERIAL PORT TIMING
t
BUFF
t
STAH
t
DHO
t
DAL
t
DAH
t
DSU
t
STASU
t
STOSU
HSYNC Input Frequency
Maximum PLL Clock Rate
Minimum PLL Clock Rate
PLL Jitter
Sampling Phase Tempco
DIGITAL INPUTS, 5 V TOLERANT
Input Voltage, High (V )
IH
Input Voltage, Low (V )
IL
Input Current, High (I )
IH
Input Current, Low (I )
IL
Input Capacitance
DIGITAL OUTPUTS
Output Voltage, High (V )
OH
Output Voltage, Low (V )
OL
Duty Cycle, DATACK
Output Coding
= 1.8 V, ADC clock = maximum.
Temp Test Level Min
25°C I
25°C I
Full I
Full VI
Full VI 1.0
25°C V
25°C V
25°C VI
Full VI
Full V
Full VI 100
Full VI
Full IV −0.5
Full VI 4.7
Full VI 4.0
Full VI 0
Full VI 4.7
Full VI 4.0
Full VI 250
Full VI 4.7
Full VI 4.0
Full VI 15
Full VI 100
Full IV
25°C IV
Full IV
Full VI 2.6
Full VI
Full V
Full V
25°C V
Full VI V
DD
Full VI
Full V 45
AD9380KSTZ-100
Typ Max
8
−0.6 +1.6/−1.0
±1.0 ±2.1
Guaranteed
0.5
100
0.2
1.25 5
1.50 7
50
10
+2.0
110
12
700
15
0.8
−82
82
3
− 0.1
0.4
50 55
Binary
Rev. 0 | Page 3 of 60
AD9380KSTZ-150
Min Typ Max
8
±0.7 +1.8/−1.0
±1.1 ±2.25
Guaranteed
0.5
1.0
220
1
1.25 5
1.50 7
50
150
10
−0.5 +2.0
4.7
4.0
0
4.7
4.0
250
4.7
4.0
15 110
150
12
700
15
2.6
0.8
−82
82
3
V − 0.1
DD
0.4
45 50 55
Binary
AD9380
Unit
Bits
LSB
LSB
V
DD
V p–p
V p–p
ppm/°C
μA
%FS
%FS
%FS
MSPS
MSPS
ns
μs
μs
μs
μs
μs
ns
μs
μs
kHz
MHz
MHz
ps p-p
ps/°C
V
V
μA
μA
pF
V
V
%