Rgmii Delays Configuration; Usb 2.0; Usb Phy Characteristics; Signal Description - Enclustra Andromeda XZU90 User Manual

Table of Contents

Advertisement

Strap Input
Signal Value
MODE[3-0]
1110
PHYAD[2-0]
111
CLK125_EN
0
LED_MODE
1
Table 32: Gigabit Ethernet PHY (PL) Configuration - Bootstraps
For the Ethernet PHY configuration via the MDIO interface, the MDC clock frequency must not exceed
2 MHz.
The PHY is configured in single LED mode with active-low LEDs 1 and 2.
2.19.6

RGMII Delays Configuration

The Ethernet PHY (PL) is connected to the PL side of the MPSoC device, to be used in combination with a
soft MAC controller. In order to achieve the best sampling eye for the RX and TX data, it is recommended
to adjust the timing constraints of the FPGA pins and/or the pad skew delays of the Ethernet PHY. Refer
to the Ethernet PHY datasheet for details on how to program the RGMII pad skew registers.
In the Andromeda XZU90 module reference design the RGMII delays are set through timing constraints,
additional the pad delays are configured to provide 2 ns delay on the TX clock signal.
2.20

USB 2.0

A USB 2.0 PHY is available on the Andromeda XZU90 module and connected to the PS to MIO bank 502.
The USB PHY can be configured to host, device or On-The-Go (OTG) mode.
2.20.1

USB PHY Characteristics

Table 33 describes the USB PHY device type assembled on the Andromeda XZU90 module.
PHY Type
USB3320C
Table 33: USB 2.0 PHY Type
2.20.2

Signal Description

The ULPI interface for the USB 2.0 PHY is connected to MIO pins 52-63 for use with the integrated USB
controller.
2.21

USB 3.0

Xilinx Zynq UltraScale+ devices feature two built-in USB 3.0 controllers and PHYs, configurable as host or
device. The PHY interface used by the USB 3.0 controller is PIPE3, supporting a 5 Gbit/s data rate in host
or device mode. The interface of each USB 3.0 controller uses one of the PS GTR lanes.
D-0000-458-001
Description
RGMII mode: advertise all capabilities (10/100/1000, half/full duplex)
except 1000Base-T half duplex.
MDIO address 7
125 MHz clock output disabled
Single LED mode
Manufacturer
Microchip
41 / 59
Type
USB 2.0 PHY
Version 02, 26.06.2023

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Andromeda XZU90 and is the answer not in the manual?

This manual is also suitable for:

Am-xzu90

Table of Contents