Table of Contents
Advertisement
Quick Links
Mars ZX2 SoC Module
Purpose
The purpose of this document is to present the characteristics of Mars ZX2 SoC module to the user, and to
provide the user with a comprehensive guide to understanding and using the Mars ZX2 SoC module.
Summary
This document first gives an overview of the Mars ZX2 SoC module followed by a detailed description of its
features and configuration options. In addition, references to other useful documents are included.
Product Information
Product
Document Information
Reference / Version / Date
Approval Information
Written by
Verified by
Approved by
User Manual
Code
MA-ZX2
Reference
D-0000-410-004
Name
DIUN
GLAC
DIUN
Enclustra GmbH – Räffelstrasse 28 – CH-8045 Zürich – Switzerland
Name
Mars ZX2 SoC Module
Version
07
Position
Design Engineer
Design Expert
Manager, BU SP
Phone +41 43 343 39 43 – www.enclustra.com
Date
25.07.2019
Date
16.10.2015
22.10.2015
25.07.2019
Advertisement
Chapters
Table of Contents
Related Manuals for Enclustra Mars ZX2
Summary of Contents for Enclustra Mars ZX2
- Page 1 User Manual Purpose The purpose of this document is to present the characteristics of Mars ZX2 SoC module to the user, and to provide the user with a comprehensive guide to understanding and using the Mars ZX2 SoC module. Summary This document first gives an overview of the Mars ZX2 SoC module followed by a detailed description of its features and configuration options.
- Page 2 Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior written permission of Enclustra GmbH, Switzerland. Although Enclustra GmbH believes that the information included in this publication is correct as of the date of publication, Enclustra GmbH reserves the right to make changes at any time without notice.
-
Page 3: Table Of Contents
Enclustra Build Environment ........ - Page 4 3.10 Enclustra Module Configuration Tool ........36 I2C Communication Overview .
-
Page 5: Overview
The Enclustra Build Environment [15] is available for the Mars ZX2 SoC module. This build system allows the user to quickly set up and run Linux on any Enclustra SoC module. It allows the user to choose the desired target, and download all the required binaries, such as bitstream and FSBL (First Stage Boot Loader). -
Page 6: Electrostatic Discharge
ESD-protected environment. 1.1.7 Electromagnetic Compatibility The Mars ZX2 SoC module is a Class A product and is not intended for use in domestic environments. The product may cause electromagnetic interference, for which appropriate measures must be taken. Features Xilinx Zynq®-7010/7020 All Programmable SoC, CLG400 package... -
Page 7: Accessories
Enclustra Build Environment The Enclustra Build Environment (EBE) [15] enables the user to quickly set up and run Linux on any Enclustra SoC module or system board. It allows the user to choose the desired target, and download all the required binaries, such as bitstream and FSBL. -
Page 8: Mars St3 Base Board
Please note that the available features depend on the equipped Mars module type. Xilinx Tool Support The SoC devices equipped on the Mars ZX2 SoC module are supported by the Vivado HL WebPACK Edition software, which is available free of charge. Please contact Xilinx for further information. -
Page 9: Module Description
Figure 1: Hardware Block Diagram The main component of the Mars ZX2 SoC module is the Xilinx Zynq-7000 SoC device. Most of its I/O pins are connected to the Mars module connector, making 108 user I/Os available to the user. -
Page 10: Article Numbers And Article Codes
Figure 2: Product Code Fields Please note that for the first revision modules or early access modules, the product code may not respect entirely this naming convention. Please contact Enclustra for details on this aspect. Article Numbers and Article Codes Every module is uniquely labeled, showing the article number and serial number. -
Page 11: Article Numbers And Article Codes
The revision changes and product known issues are described in the Mars ZX2 SoC Module Known Issues and Changes document [6]. Article Number Article Code EN101030 MA-ZX2-10-1C-D9-R1 EN101031 MA-ZX2-10-2I-D9-R1 EN101032 MA-ZX2-20-1C-D9-R1 EN101033 MA-ZX2-20-2I-D9-R1 EN101497 MA-ZX2-10-1C-D9-R2 EN101498 MA-ZX2-10-2I-D9-R2 EN101499 MA-ZX2-20-1C-D9-R2 EN101500... -
Page 12: Top And Bottom Views
Top and Bottom Views 2.4.1 Top View Figure 4: Module Top View 2.4.2 Bottom View Figure 5: Module Bottom View Please note that depending on the hardware revision and configuration, the module may look slightly dif- ferent than shown in this document. D-0000-410-004 12 / 44 Version 07, 25.07.2019... -
Page 13: Top And Bottom Assembly Drawings
Top and Bottom Assembly Drawings 2.5.1 Top Assembly Drawing Figure 6: Module Top Assembly Drawing 2.5.2 Bottom Assembly Drawing Figure 7: Module Bottom Assembly Drawing Please note that depending on the hardware revision and configuration, the module may look slightly dif- ferent than shown in this document. -
Page 14: Module Footprint
The footprint of the module connector is available for different PCB design tools (Altium, Eagle, Orcad, PADS) [7]. Mechanical Data Table 3 describes the mechanical characteristics of the Mars ZX2 SoC module. A 3D model (PDF) and a STEP 3D model are available [8], [9]. Symbol... -
Page 15: Module Connector
Module Connector The Mars ZX2 SoC module fits into a 200-pin DDR2 SO-DIMM (1.8 V) socket. Up to four M2 screws may be used to mechanically fasten the module to the base board. Do not use excessive force to tighten the screws, as this could damage the module. -
Page 16: Differential I/Os
The information regarding the length of the signal lines from the SoC device to the module connector is available in Mars ZX2 SoC Module IO Net Length Excel Sheet [3]. This enables the user to match the total length of the differential pairs on the base board if required by the application. -
Page 17: Vref Usage
Some of the system pins must be defined as input or high impedance. Please refer to the Mars ZX2 SoC module reference design for details [2]. - Page 18 Use only VCC_IO voltages compliant with the equipped SoC device; any other voltages may damage the equipped SoC device, as well as other devices on the Mars ZX2 SoC module. Do not leave a VCC_IO pin floating, as this may damage the equipped SoC device, as well as other devices on the Mars ZX2 SoC module.
-
Page 19: Signal Terminations
GPIOs; the suggested functions below are for reference only - always verify your MIO pinout with the Xilinx device handbook. Table 8 gives an overview over the MIO pin connections on the Mars ZX2 SoC module. Only the pins marked with “user functionality” are available on the module connector. -
Page 20: Analog Inputs
Power Generation Overview The Mars ZX2 SoC module uses a 3.3 - 5.0 V DC power input for generating the on-board supply voltages (1.0 V, 1.35 V, 1.8 V). These internally-generated voltages are accessible on the module connector. In addition, a separate 3.3 V power input is used to supply peripherals, such as the Ethernet PHY, QSPI flash, oscillator,... -
Page 21: Power Enable/Power Good
DC/DC converters for 1.0 V, 1.35 V and 1.8 V, leaving the SoC device and the DDR3L SDRAM unpowered. The PWR_EN input is pulled to VCC_3V3 on the Mars ZX2 SoC module with a 10 k resistor. The PWR_GOOD signal is pulled to VCC_3V3 on the Mars ZX2 SoC module with a 10 k resistor. -
Page 22: Voltage Supply Inputs
Figure 9. 2.10.3 Voltage Supply Inputs Table 12 describes the power supply inputs on the Mars ZX2 SoC module. The VCC voltages used as supplies for the I/O banks are described in Section 2.9.5. Pin Name... -
Page 23: Power Consumption
For Enclustra Mars modules an Enclustra heat sink is available for purchase along with the product. It repre- sents an optimal solution to cool the Mars ZX2 SoC module- it is low profile (less than 7 mm tall) and covers the whole module surface. -
Page 24: Clock Generation
Table 15: Voltage Monitoring Outputs 2.11 Clock Generation A 33.33 MHz oscillator is used for the Mars ZX2 SoC module clock generation. The 33.33 MHz clock is fed to the PS and the FPGA logic. Table 16 describes the clock connections. Signal Name... -
Page 25: Ddr3L Sdram
2.14 DDR3L SDRAM There is a single DDR3 SDRAM channel on the Mars ZX2 SoC module attached directly to the PS side and is available only as a shared resource to the PL side. The DDR3 SDRAM is operated at 1.35 V (low power mode). In the standard configuration the DDR bus width is 16-bit. -
Page 26: Signal Description
2.14.2 Signal Description Please refer to the Mars ZX2 SoC Module FPGA Pinout Excel Sheet [4] for detailed information on the DDR3 SDRAM connections. 2.14.3 Termination Warning! No external termination is implemented on the Mars ZX2 SoC module. Therefore, it is strongly recom- mended to enable the on-die termination (ODT) feature of the DDR3 SDRAM device. -
Page 27: Qspi Flash
Table 22 describes the memory availability and configuration on the Mars ZX2 SoC module. As there is one QSPI flash chip equipped on the Mars ZX2 SoC module, type “single” must be selected when programming the flash from Vivado tools. -
Page 28: Signal Description
512 Mbit Cypress (Spansion) Table 22: QSPI Flash Type Warning! Other flash memory devices may be equipped in future revisions of the Mars ZX2 SoC module. Please check the user manual regularly for updates. 2.15.2 Signal Description The QSPI flash is connected to the PS MIO pins 1-6. Some of the signals are available on the module con- nector, allowing the user to program the QSPI flash from an external master. -
Page 29: Sd Card
Please note that Xilinx recommends operation at 1.8 V/2.5 V for the RGMII interface for the MIO pins [19]. Enclustra tests have shown that the RGMII is functional with a 3.3 V I/O voltage on the MIO pins, as long as the I/O voltage configured in Vivado matches the applied I/O voltage. -
Page 30: External Connectivity
Table 24: Gigabit Ethernet Signal Description 2.17.3 External Connectivity The Ethernet signal lines can be connected directly to the magnetics. Please refer to the Enclustra Module Pin Connection Guidelines [10] for details regarding the connection of Ethernet signals. 2.17.4 MDIO Address The MDIO address assigned to the Gigabit Ethernet PHY is 3. -
Page 31: Usb 2.0
MHz. 2.18 USB 2.0 The Mars ZX2 SoC module has an on-board USB 2.0 PHY connected to the SoC device. The USB interface can be configured for USB host, USB device and USB On-The-Go (host and device capable) operations. 2.18.1 USB PHY Type Table 26 describes the equipped USB PHY device type on the Mars ZX2 SoC module. -
Page 32: Secure Eeprom
Manufacturer PCF85063ATL/1,118 NXP Semiconductors Table 27: RTC Type An example demonstrating how to use the RTC is included in the Mars ZX2 SoC module reference design [2]. 2.20 Secure EEPROM The secure EEPROM is used to store the module type and serial number, as well as the Ethernet MAC address and other information. -
Page 33: Device Configuration
3 Device Configuration Configuration Signals The PS of the SoC needs to be configured before the FPGA logic can be used. Xilinx Zynq devices need special boot images to boot from QSPI flash or SD card. For more information, please refer to the Xilinx Zynq-7000: Concepts, Tools, and Techniques document [21]. -
Page 34: Pull-Up During Configuration
For details on the PUDC signal please refer to the Zynq-7000 All Programmable SoC Technical Reference Manual [19]. Boot Mode The boot mode can be selected via a signal available on the module connector. Table 30 describes the available boot modes on the Mars ZX2 SoC module. BOOT_MODE Description Boot from QSPI flash... -
Page 35: Jtag
It is recommended to add 22 series termination resistors between the module and the JTAG header, close to the source. Please refer to the Enclustra Module Pin Connection Guidelines for details on JTAG interface. QSPI Boot Mode In the QSPI boot mode, the PS boots from the QSPI flash located on the module. The flash device is con- nected to the PS MIO pins 1-6. -
Page 36: Qspi Flash Programming Via Jtag
3.10 Enclustra Module Configuration Tool In combination with an Enclustra base board, the QSPI flash can be programmed using the Enclustra Module Configuration Tool (MCT) [17]. Please note that the Xilinx Zynq devices do not support slave serial configuration, therefore only flash pro- gramming is supported by the Enclustra MCT for the Mars ZX2 SoC module. -
Page 37: I2C Communication
Overview The I2C bus on the Mars ZX2 SoC module is connected to the SoC device, EEPROM and RTC, and is available on the module connector. This allows external devices to read the module type and to connect more devices to the I2C bus. -
Page 38: Secure Eeprom
An example demonstrating how to read the module information from the EEPROM memory is included in the Mars ZX2 SoC module reference design. Warning! The secure EEPROM is for Enclustra use only. Any attempt to write data to the secure EEPROM causes the warranty to be rendered void. 4.4.1... -
Page 39: Product Information
Module Product Family Reserved Revision Product Information Mars ZX2 SoC module 0x0329 0x[XX] 0x[YY] 0x0329 [XX][YY] Table 35: Product Information Module Configuration Addr. Bits Comment Min. Value Max. Value Comment SoC type See SoC type table (Table 37) 0x08 SoC device speed grade... -
Page 40: Operating Conditions
5 Operating Conditions Absolute Maximum Ratings Table 38 indicates the absolute maximum ratings for Mars ZX2 SoC module. The values given are for refer- ence only; for details please refer to the Zynq-7000 DC and AC Switching Characteristics Datasheet [24]. -
Page 41: Recommended Operating Conditions
Recommended Operating Conditions Table 39 indicates the recommended operating conditions for Mars ZX2 SoC module. The values given are for reference only; for details please refer to the Zynq-7000 DC and AC Switching Characteristics Datasheet [24]. Symbol Description Rating Unit... -
Page 42: Ordering And Support
6 Ordering and Support Ordering Please use the Enclustra online request/order form for ordering or requesting information: http://www.enclustra.com/en/order/ Support Please follow the instructions on the Enclustra online support site: http://www.enclustra.com/en/support/ D-0000-410-004 42 / 44 Version 07, 25.07.2019... - Page 43 List of Figures Hardware Block Diagram ........Product Code Fields .
- Page 44 [1] Enclustra General Business Conditions http://www.enclustra.com/en/products/gbc/ [2] Mars ZX2 SoC Module Reference Design Ask Enclustra for details [3] Mars ZX2 SoC Module IO Net Length Excel Sheet Ask Enclustra for details [4] Mars ZX2 SoC Module FPGA Pinout Excel Sheet Ask Enclustra for details...
Need help?
Do you have a question about the Mars ZX2 and is the answer not in the manual?
Questions and answers