Table of Contents
Advertisement
User Guide
EVALUATION BOARD HARDWARE
The EVAL-ADGM1144SDZ evaluation kit contains a fully fitted
printed circuit board (PCB).
The EVAL-ADGM1144SDZ allows the user to connect RF signals
to the MEMS switch. The user controls the switch operation using
the on-board links or by applying the correct control signals to the
appropriate connectors.
The EVAL-ADGM1144SDZ provides an additional transmission line
to facilitate the calibration of the network analyzer to minimize the
effects of the PCB tracks that connect the RF signals to the MEMS
switch. See the
Network Analyzer Calibration Procedure
more information on the calibration process.
POWER SUPPLY
To operate the EVAL-ADGM1144SDZ, the user must provide an
external power supply either through a Mini-USB connector (M1)
or through the power block (P7). When JP7 is in the A position,
the EVAL-ADGM1144SDZ is powered by the Mini-USB connector,
and when JP7 is in the B position, the EVAL-ADGM1144SDZ is
powered by the external 3.3 V power supply through the power
block (see
Table
1). The power-supply voltage required for the
EVAL-ADGM1144SDZ is 3.3 V, and it must be positive with respect
to the ground of the EVAL-ADGM1144SDZ. The ground of the
EVAL-ADGM1144SDZ is marked with GND on the silkscreen (see
Figure
24).
Table 1. JP7 Link Position
Position
Power Supply Selection
A
EVAL-ADGM1144SDZ powered by the Mini-USB
B
EVAL-ADGM1144SDZ powered by the external 3.3 V power
supply
RF CONNECTORS
The 3.5 mm end launch connectors on the EVAL-ADGM1144SDZ
(RF1, RF2, RF3, RF4, and RFC) connect to each switch in
the
ADGM1144
for performance evaluation purposes. The RFC1
and RFC2 connectors connect to a transmission line to estimate
the loss associated with the PCB (see the
formance
section).
Table 2
describes the RF connectors to the
ADGM1144.
Table 5. Link Settings (Per PCB Label) for Parallel-Interface Use (See
Controlled RF Switch
RF1 to RFC
RF2 to RFC
analog.com
section for
Measuring Switch Per-
Figure
RF Switch Status
Off
On
Off
On
Table 2. Connecting the RF Connectors to the ADGM1144
Connector
Description
RF1
Port RF1 of the ADGM1144
RF2
Port RF2 of the ADGM1144
RF3
Port RF3 of the ADGM1144
RF4
Port RF4 of the ADGM1144
RFC
Common RF port of the ADGM1144
RFC1, RFC2
Calibration thru transmission lines used for calibration
SWITCH CONTROL CONNECTORS
The ADGM1144 comes with a standard LVTTL parallel-interface
consisting of four input pins (IN1, IN2, IN3, and IN4) controlled by
the P1, P2, P3, and P4 links. See
logic control when using the parallel-interface.
The ADGM1144 also has an SPI that can be controlled by the
K1 to K4 links. When the P5 link is set to the PIN position, the
SPI is enabled. When the P5 link is set to the SPI position, the
parallel-interface is enabled (see
Table 3. P5 Link Position
Position
SPI (Default)
PIN
The control IC packaged with the MEMS switch internally generates
the voltage required to drive the switch. The internal control IC
contains a reference clock signal at a nominal 10 MHz. In normal
operation, set the P6 link to INT, enabling the built-in 10 MHz
oscillator to enable the internal driver IC voltage boost circuitry (see
Table
4). Set the P6 link to EXT to disable the internal 10 MHz oscil-
lator and drive the VCP pin with 80 V DC from the external voltage
supply. The VCP pin is connected to the EXT_VCP Subminiature
Version B (SMB) connector on the EVAL-ADGM1144SDZ, which
can be used for applying 80 V DC to the external voltage supply.
Disabling the internal oscillator eliminates the associated 10 MHz
noise feedthrough into the switch. With the oscillator disabled, the
logic interface pins (P1 to P4) still control the switch.
Table 4. P6 Link Position
Position
INT (Default)
EXT
7)
Link Name
P1
K1
P1
K1
P2
K2
P2
K2
EVAL-ADGM1144
Table 5
for more details on the
Table
3).
Reference Clock Setting
Parallel-interface enabled
SPI enabled, parallel-interface disabled
Reference Clock Setting
Built-in 10 MHz oscillator enable
Disables the internal oscillator
Link Position
Off (default)
IN-1 (default)
On
IN-1
Off (default)
IN-2 (default)
On
IN-2
Rev. 0 | 3 of 18
Advertisement
Table of Contents
