Tod Seconds Alarm Register (Todsar); Tod Fraction Alarm Register (Todfar); Tod Fraction Register; Tod Seconds Alarm Register - Motorola Freescale Semiconductor M-Core MMC2001 Reference Manual

Table of Contents

Advertisement

TODFR — TOD Fraction Register
31
30
29
28
R

TOD FRACTION REGISTER

W
Set to ones
RESET:
Undefined on POR
15
14
13
12
R
0
0
0
W
RESET:

9.4.6 TOD Seconds Alarm Register (TODSAR)

The time-of-day seconds alarm register is a 32-bit read/write register which holds
data (in seconds) to be compared to the TOD seconds register. The comparison is
made every 1/256 of a second if the alarm function is enabled by the AE bit in the
TODCSR. Writes to this register inhibit alarm compares until the TODFAR is written.
For proper alarm operation, the fraction alarm register must be (re)written after a
write to this register. This register is not affected by any of the reset conditions.
Access this register with 32-bit loads and stores only.
TODSAR — Time-of-Day Seconds Alarm Register
31
R
W
RESET:

9.4.7 TOD Fraction Alarm Register (TODFAR)

The time-of-day fraction alarm register is a 32-bit read/write register which holds eight
bits of data to be compared to the TOD fraction register. The comparison is made
every 1/256 of a second if the alarm function is enabled by the AE bit in the TODCSR.
This register is not affected by any of the reset conditions.
Access this register with 32-bit loads and stores only.
MMC2001
REFERENCE MANUAL
All manuals and user guides at all-guides.com
Freescale Semiconductor, Inc.
27
26
25
11
10
9
0
0
0
0
Figure 9-6 TOD Fraction Register

TOD SECONDS ALARM REGISTER

Figure 9-7 TOD Seconds Alarm Register
TIMER/RESET MODULE
For More Information On This Product,
Go to: www.freescale.com
24
23
22
21
0
0
0
8
7
6
5
0
0
0
0
Unaffected
1000100C
20
19
18
17
0
0
0
0
4
3
2
1
0
0
0
0
10001010
MOTOROLA
16
0
0
0
0
9-7

Advertisement

Table of Contents
loading

Table of Contents