Table of Contents
Advertisement
LDT & PCI Bus Control:
To press< Enter > on LDT & PCI Bus Control will reveal the following
item(s).
Upstream LDT Bus
Width
Downstream LDT Bus
Width
LDT Bus Frequency To set LDT Bus Frequency.
PCI1 Master 0 WS
Write
PCI2 Master 0 WS
Write
PCI1 Post Write To enable / disable (default) the support of PCI1 Post
PCI2 Post Write To enable / disable (default) the support of PCI2 Post
Memory Hole To enabled / disabled (default) the support of
VLink Data Rate To set VLink Data Rate.
Init Display First Initialize the AGP video display before initializing any
System BIOS
Cacheable
To set Upstream LDT BUS Width.
Choices: 8 bit; 16 bit
To set Downstream LDT BUS Width.
Choices: 8 bit; 16 bit
Choices: Auto; 200MHz; 400MHz; 600MHz; 800MHz
To enable / disable the support of PCI1 Master 0
Wait State Write.
To enable / disable (default) the support of PCI2
Master 0 Wait State Write.
Write.
Write.
Memory Hole which is reserved for ISA card.
Choices: Disabled; 15MB-16MB
Choices: 8X; 4X
other display device on the system. Thus the AGP
display becomes the primary display.
Selecting Enabled allows caching of the system
BIOS ROM at F0000h-FFFFFh, resulting in better
system performance.
67
Chapter 4 BIOS Setup
Advertisement
Table of Contents
