u-blox LARA-R203 System Integration Manual page 39

Size-optimized lte cat 1 modules in single and multi-mode configurations
Table of Contents

Advertisement

All the functionalities supported by LARA-R2 series modules can be set and configured by AT commands:
AT commands according to 3GPP TS 27.007 [6], 3GPP TS 27.005 [7], 3GPP TS 27.010 [8]
u-blox AT commands (for the complete list and syntax, see the u-blox AT Commands Manual [2])
All flow control handshakes are supported by the UART interface and can be set by appropriate AT commands
(see u-blox AT Commands Manual [2], &K, +IFC, \Q AT commands): hardware, software, or none flow control.
Hardware flow control is enabled by default.
The one-shot autobauding is supported: the automatic baud rate detection is performed only once, at module
start-up. After the detection, the module works at the detected baud rate and the baud rate can only be changed
by an AT command (see the u-blox AT Commands Manual [2], +IPR command).
One-shot automatic baud rate recognition (autobauding) is enabled by default.
The following baud rates can be configured by AT command (see u-blox AT Commands Manual [2], +IPR):
9,600 bit/s
19,200 bit/s
38,400 bit/s
57,600 bit/s
115,200 bit/s, default value when one-shot autobauding is disabled
230,400 bit/s
460,800 bit/s
921,600 bit/s
3,000,000 bit/s
3,250,000 bit/s
6,000,000 bit/s
6,500,000 bit/s
Baud rates higher than 460,800 bit/s cannot be automatically detected by LARA-R2 series modules.
The modules support one-shot automatic frame recognition in conjunction with one-shot autobauding. The
following frame formats can be configured by an AT command (see the u-blox AT Commands Manual [2], +ICF):
8N1 (8 data bits, no parity, 1 stop bit), default frame configuration with a fixed baud rate, see Figure 18
8E1 (8 data bits, even parity, 1 stop bit)
8O1 (8 data bits, odd parity, 1 stop bit)
8N2 (8 data bits, no parity, 2 stop bits)
7E1 (7 data bits, even parity, 1 stop bit)
7O1 (7 data bits, odd parity, 1 stop bit)
Normal Transfer, 8N1
Start of 1-Byte
transfer
D0
D1
D2
D3
Start Bit
(Always 0)
t
bit
Figure 18: Description of the UART 8N1 frame format (8 data bits, no parity, 1 stop bit)
UBX-16010573 - R12
Possible Start of
next transfer
D4
D5
D6
D7
Stop Bit
(Always 1)
= 1/(Baudrate)
LARA-R2 series - System Integration Manual
System description
Page 39 of 157

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lara-r2 series

Table of Contents