u-blox LARA-R203 System Integration Manual page 107

Reference Description
C1, C2 100 nF Capacitor Ceramic X7R 0402 10% 16 V
U1 Unidirectional Voltage Translator
Table 43: Component for UART application circuit with partial V.24 link (3-wire) in DTE/DCE serial communication (3.0 V DTE)
Additional considerations
If a 3.0 V Application Processor (DTE) is used, the voltage scaling from any 3.0 V output of the DTE to the apposite
1.8 V input of the module (DCE) can be implemented, as an alternative low-cost solution, by means of an
appropriate voltage divider. Consider the value of the pull-up integrated at the input of the module (DCE) for the
correct selection of the voltage divider resistance values and mind that any DTE signal connected to the module
must be tri-stated or set low when the module is in power-down mode and during the module power-on sequence
(at least until the activation of the V_INT supply output of the module), to avoid latch-up of circuits and allow a
proper boot of the module (see the remark below).
Moreover, the voltage scaling from any 1.8 V output of the cellular module (DCE) to the apposite 3.0 V input of
the Application Processor (DTE) can be implemented by means of an appropriate low-cost non-inverting buffer
with open drain output. The non-inverting buffer should be supplied by the V_INT supply output of the cellular
module. Consider the value of the pull-up integrated at each input of the DTE (if any) and the baud rate required
by the application for the appropriate selection of the resistance value for the external pull-up biased by the
application processor supply rail.
If power saving is enabled, the application circuit with the TXD and RXD lines only is not recommended.
During command mode, the DTE must send to the module a wake-up character or a dummy "AT" before
each command line (see section 1.9.1.4 for the complete description), but during data mode, the wake-up
character or the dummy "AT" would affect the data communication.
Do not apply voltage to any UART interface pin before the switch-on of the UART supply source (V_INT),
to avoid latch-up of circuits and allow a proper boot of the module. If the external signals connected to the
cellular module cannot be tri-stated or set low, insert a multi-channel digital switch (e.g. TI
SN74CB3Q16244, TS5A3159, or TS5A63157) between the two-circuit connections and set to high
impedance before V_INT switch-on.
The ESD sensitivity rating of the UART interface pins is 1 kV (Human Body Model according to JESD22-A114).
A higher protection level could be required if the lines are externally accessible and it can be achieved by
mounting an ESD protection (e.g. EPCOS CA05P4S14THSG varistor array) close to the accessible points.
If the UART interface pins are not used, they can be left unconnected on the application board, but it is
recommended to provide accessible test points directly connected to the TXD, RXD, DTR and DCD pins for
diagnostic purposes, in particular providing a 0  series jumper on each line to detach each UART pin of
the module from the DTE application processor.
2.6.1.2 Guidelines for UART layout design
The UART serial interface requires the same considerations regarding electro-magnetic interference as any other
digital interface. Keep the traces short and avoid coupling with RF line or sensitive analog inputs, since the signals
can cause the radiation of some harmonics of the digital data frequency.
22 Voltage translator providing partial power down feature so that the DTE 3.0 V supply can be also ramped up before V_INT 1.8 V supply
UBX-16010573 - R12
LARA-R2 series - System Integration Manual
Part Number - Manufacturer
GRM155R61A104KA01 - Murata
22
SN74AVC2T245 - Texas Instruments
Design-in
Page 107 of 157