Mallinckrodt NELLCOR NPB-195 Service Manual page 86

Table of Contents

Advertisement

VDD
1
1
L6
L7
LEDDIS
L8
IR/RED
L9
RWD_RST
L10
PWM1
L11
PWM2
RWD_RST
WD_RST
VDD
R89
VDD
I110
221
U30
TP32
1
1
VCC 8
8
PBRST
2
2
7
7
TD
ST
3
3
~RST 6
6
TOL
4
4
5
5
GND
RST
I92
LTC1232
VDD
C91
0.1U
I206
VDD
R82
100K
R91
10.0K
3
3
FERESET
1
1
Q11
2N3904S
2
2
I301
I283
ADDR[15:0]
ADDR13
ADDR15
ADDR14
035262
4700P
2
2
196PWR
I100
C79
+
3
3
4 4
470P
C102
50V
47U
10V
7343
I105
I107
U27
VREF
1
1
PWR
I104
I106
I101
37
37
VPP
13
13
VREF
12
12
ANGND
REDDC
6
6
ACH0/P0.0
5
REDAC
5
ACH1/P0.1
IRDC
7
7
ACH2/P0.2
IRAC
4
4
ACH3/P0.3
RSENS
11
11
ACH4/P0.4
10
10
ACH5/P0.5
8
8
ACH6/P0.6
9
9
ACH7/P0.7
19
19
P1.0
20
20
P1.1
21
21
P1.2
22
22
P1.3/PWM1
23
23
P1.4/PWM2
30
30
I225
P1.5/
BREQ
IRLED/AV
31
31
P1.6/
HLDA
32
32
I103
P1.7/
HOLD
43
43
READY
R110
RST-L
16
16
RESET
TP34
10.0K
3
3
NMI
2
2
EA
RAMEN-L
64
64
BUSWIDTH
PHOTOI
24
24
HSI0
25
25
HSI1
L15
CDTXD
18
18
P2.0/TXD
CDRXD
17
17
P2.1/RXD
15
15
I108
I176
P2.2/EXTINT
44
44
I177
P2.3/T2CLK
L14
42
42
I178
P2.4/T2RST
PWM0
39
39
P2.5/PWM0
REDLED/AV
33
33
P2.6/TWUP-DN
ZERO-L
38
38
I109
P2.7/T2CAPT
80C196KC
C82
0.1U
VDD
ADDRESS DECODING - MEMORY MAPPING
R80
10.0K
I91
ROM --- 0000 - DFFF
ROM_DIS-L
U22
1
2
12
13
74HC10S
VDD
RAM --- E000 - FFFF
R163
221
U22
3
C81
4
6
0.1U
I302
5
Z5U
74HC10S
AD[15:0]
RP2
120
60
60
RAD0
AD0
AD0
9
9
8
8
59
59
RAD1
AD1
AD1
10
10
7
7
58
58
RAD2
AD2
AD2
11
11
6
6
57
57
RAD3
AD3
AD3
12
12
5
5
56
56
RAD4
AD4
AD4
13
13
4
4
55
55
RAD5
AD5
AD5
14
14
3
3
54
54
RAD6
AD6
AD6
53
15
15
2
2
AD7
53
RAD7
AD7
16
16
1
1
52
52
RAD8
AD8
AD8
9
9
8
8
51
51
RAD9
AD9
AD9
10
10
7
7
50
50
RAD10
AD10
AD10
11
11
6
6
49
49
RAD11
AD11
AD11
12
12
5
5
48
48
RAD12
AD12
AD12
13
13
4
4
47
47
RAD13
AD13
AD13
14
14
3
3
AD14 46
46
RAD14
AD14
15
15
2
2
45
45
RAD15
AD15
AD15
16
16
1 1
R75
62
62
RALE-L
ALE/
ADV
RP1 120
I163
61
61
RRD-L
R86
RD
40
40
RWR-L
WRL/WR
R87
41
41
WRH/BHE
I74
I161
63
63
INST
I89
I316
I162
I166
L16
I315
I165
I164
28
28
HSO0
29
29
L17
HSO1
34
34
HSO2
35
35
RSCI_CLK
R166
221
HSO3
R167
121
26
26
RMOSI
L18
HSI2/HSO4
27
27
SLAVESEL
HSI3/HSO5
TP33
65
65
CLK_OUT
CLKOUT
67
67
XTAL1
66
66
XTAL2
R88
I303
I304
121
I167
14
14
Y5
GND1
36
36
10MHZ
GND2
68
68
1
1
2
2
GND3
HC49S
Y2
10MHZ
HC49S IS USED
4 4
1
1
ONLY IF ATP-SM
IS NOT AVAILABLE
ATP-SM
C90
C95
22P
22P
TP27
ROMEN-L
TP28
RAMEN-L
I119
I126
ADDRESS LATCHING
U21
AD0
2
2
19
19
ADDR0
1D
1Q
AD1
3
3
18
18
ADDR1
2D
2Q
AD2
4
4
17
17
ADDR2
3D
3Q
AD3
5
5
16
16
ADDR3
4D
4Q
AD4
6
6
15
15
ADDR4
5D
5Q
AD5
7
7
14
14
ADDR5
6D
6Q
AD6
8
8
13
13
ADDR6
7D
7Q
ADDR7
AD7
9
9
12
12
8D
8Q
ALE
11
11
C
1
1
TP36
OC
74HC573S
R92
10.0K
121
ALE
121
RD-L
121
WR-L
U20
AD8
2
2
1Q 19
ADDR8
1D
SAMPRED
AD9
3
3
2Q 18
ADDR9
2D
AD10
4
4
3Q 17
ADDR10
3D
OFF/ON
AD11
5
5
16
ADDR11
4D
4Q
AD12
6
6
15
ADDR12
5D
5Q
AD13
7
7
6Q 14
ADDR13
6D
SAMPIR
AD14
8
8
7Q 13
ADDR14
7D
AD15
9
9
8Q 12
ADDR15
8D
SCI_CLK
MOSI
ALE
11
11
C
SLAVESEL
1
1
OC
74HC573S
I305
SERIAL INTERFACE
VDD
R81
J4
10.0K
1 1
CDTXD
2
2
CLINICAL SERIAL
CDRXD
3
3
DATA CONNECTOR
4
4
5
5
CON_5
AD0
ADDR0
I130
I159
I168
AD1
ADDR1
I131
I158
I169
AD2
ADDR2
I133
I156
I170
AD3
ADDR3
I132
I157
AD4
ADDR4
I137
I152
AD5
ADDR5
I136
I153
AD6
ADDR6
I134
I155
AD7
ADDR7
I135
I154
AD8
ADDR8
I144
I145
AD9
ADDR9
I143
I146
AD10
ADDR10
I141
I148
AD11
ADDR11
I142
I147
AD12
ADDR12
I138
I151
AD13
ADDR13
I139
I150
RAD7
AD14
ADDR14
I140
I149
RAD15
AD15
ADDR15
I129
I160
VDD
C77
0.1U
Z5U
VDD
C80
0.1U
Z5U
VDD
C116
+
47U
10V
7343
ADDR[15:0]
ALE
RD-L
WR-L
CPU CORE
Figure 11-8
CPU Core Schematic Diagram A
11-21

Advertisement

Table of Contents
loading

Table of Contents