Connector Descriptions; Connectors, 100 Mhz Ref Out & 10 Mhz Ref In/Out Above The Rugged Front Panel; Connectors, Trig 1 And Trig 2 On The Rugged Front Panel - Keysight Technologies S9101A Startup Manual

5g multi-band vector transceiver
Hide thumbs Also See for S9101A:
Table of Contents

Advertisement

3. 2 Connector Descriptions

3. 2. 1 Connectors, 100 MHz Ref Out & 10 MHz Ref In/Out above the
Rugged Front Panel
3. 2. 2 Connectors, Trig 1 and Trig 2 on the Rugged Front Panel
S9101A 5G Multi-Band Vector Transceiver, Startup Guide
100 MHz Ref Out, Frequency Reference
(Connects behind rugged panel from M9300A PXIe Reference 100 MHz Out.)
Connector
Amplitude
10 MHz Ref Out
(Connects behind rugged panel from M9300A PXIe Reference 10 MHz Out.)
Connector
Amplitude
10 MHz Ref In
(Connects behind rugged panel to M9300A PXIe Reference Ref In
and locks to another reference with a value from 1 to 110 MHz.)
Connector
Frequency
Lock range
Amplitude
Trig 1 and Trig 2
(Connects behind rugged panel to M9019A PXIe Chassis Trig 1 and Trig 2.)
Connector
Direction control
Output level
Output impedance
Output trigger source PXI_Trig0 - PXI_Trig7 (Segment 2 or 3)
Input level
Input impedance
Input trigger
destination
Input threshold
Minimum swing
Minimum pulse width 100 ns (typ)
These two front panel trigger connectors (Trig 1 and Trig 2)
connect to the PXI [0:7] backplane trigger bus in the M9019A
chassis and can be configured as Input or Output. To learn more
about these connectors, see the
User Guide (M9019-90003).
3 Review Hardware Components
BNC (f)
9.5 dBm, nominal
BNC (f)
9.5 dBm, nominal
BNC (f)
1 MHz to 110 MHz, sine wave
± 1 ppm, nominal
0 to 10 dBm, nominal
BNC (f)
Input or output (configurable)
3.3 V CMOS (TTL compatible, 5 V tolerant)
50 Ω (typ)
3.3 V CMOS (TTL compatible, 5 V tolerant)
3 kΩ (typ)
PXI_Trig0 - PXI_Trig7 (Segment 2 or 3)
1.65 V (typ)
250 mV (typ)
Keysight PXIe Chassis
Family,
21

Advertisement

Table of Contents
loading

Table of Contents