Quectel FG50V Hardware Design page 56

Wi-fi&bt module series
Table of Contents

Advertisement

HE
HT
IEEE
I
IL
I/O
LNA
LTE
Mbps
MCS
MOQ
PA
PCB
PCM
QAM
QPSK
RF
RoHS
RTS
RX
TBD
TX
UART
USB
VHT
V
max
IH
FG50V_Hardware_Design
High Efficiency
High Throughput
Institute of Electrical and Electronics Engineers
Input Leakage Current
Input/Output
Low-Noise Amplifier
Long Term Evolution
Megabits per second
Modulation and Coding Scheme
Minimum Order Quantity
Power Amplifier
Printed Circuit Board
Pulse Code Modulation
Quadrature Amplitude Modulation
Quadrature Phase Shift Keying
Radio Frequency
Restriction of Hazardous Substances
Request To Send
Receive
To Be Determined
Transmit
Universal Asynchronous Receiver/Transmitter
Universal Serial Bus
Very High Throughput
Maximum Input High Level Voltage Value
Wi-Fi&BT Module Series
FG50V Hardware Design
55 / 54

Advertisement

Table of Contents
loading

Table of Contents