Quectel FG50V Hardware Design page 19

Wi-fi&bt module series
Table of Contents

Advertisement

VDD_CORE_VH
VDD_IO
VDD_RF
GND
WLAN Interface
Pin Name
WLAN_EN
PCIE_REFCLK_P
PCIE_REFCLK_M
PCIE_TX_P
PCIE_TX_M
PCIE_RX_P
PCIE_RX_M
PCIE_CLKREQ_N
PCIE_RST_N
PCIE_WAKE_N
BT Interface
Pin Name
FG50V_Hardware_Design
1.95 V power
supply for the
46
PI
module's main
part
1.8 V power
43
PI
supply for the
module's I/O pins
3.85 V power
19, 20,
PI
supply for the
63
module's RF part
6, 24, 26, 27, 29, 30, 31, 32, 34, 44, 51, 66, 67, 69, 70, 74, 75, 85–108
Pin No.
I/O
Description
84
DI
WLAN enable
PCIe reference
54
AI
clock (+)
PCIe reference
9
AI
clock (-)
52
AO
PCIe transmit (+)
7
AO
PCIe transmit (-)
56
AI
PCIe receive (+)
11
AI
PCIe receive (-)
12
DO
PCIe clock request
14
DI
PCIe reset
13
DO
PCIe wake up
Pin No.
I/O
Description
Wi-Fi&BT Module Series
FG50V Hardware Design
Vmin = 1.85 V
Vnorm = 1.95 V
Vmax = 2.05 V
Vmin = 1.7 V
Vnorm = 1.8 V
Vmax = 1.9 V
Vmin = 3.3 V
Vnorm = 3.85 V
Vmax = 4.25 V
DC Characteristics
V
min = -0.3 V
IL
V
max = 0.63 V
IL
V
min = 1.17 V
IH
V
max = 2.1 V
IH
V
max = 0.45 V
OL
V
min = 1.35 V
OH
V
min = -0.3 V
IL
V
max = 0.63 V
IL
V
min = 1.17 V
IH
V
max = 2.1 V
IH
V
max = 0.45 V
OL
V
min = 1.35 V
OH
DC Characteristics
It must be provided
with sufficient current
of up to 0.4 A.
It must be provided
with sufficient current
of up to 0.05 A.
It must be provided
with sufficient current
of up to 1.3 A.
Comment
1.8 V power domain.
Active high.
It is suggested to pull
down this pin with a
100 kΩ resistor.
Require
differential
impedance of 85 Ω.
1.8 V power domain.
Active low.
Comment
18 / 54

Advertisement

Table of Contents
loading

Table of Contents