I/O Signal Comparison To Programmable Controller Cpu - Mitsubishi Electric MELSEC-A/QnA Series Handbook

Table of Contents

Advertisement

3
ANALOG OUTPUT MODULE REPLACEMENT

3.5.3 I/O signal comparison to programmable controller CPU

Sequence program change is required as the I/O signals differ.
For details of the I/O signals and sequence program, refer to the Digital-Analog Converter Module
User's Manual.
A62DA
Device
Signal name
No.
X0
Watchdog timer error
X1
D/A conversion READY
X2
X3
X4
X5
X6
X7
X8
X9
XA
XB
XC
Not used
XD
XE
XF
X10
X11
X12
X13
X14
X15
X16
X17
X18
X19
X1A
X1B
X1C
X1D
X1E
X1F
Device
Signal name
No.
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
Y9
YA
Not used
YB
YC
YD
YE
YF
Y10
Y11
Y12
Y13
Y14
Y15
Y16
Y17
Y18
CPU selection signal
Y19
Sign of CH1 digital input
Y1A
Sign of CH2 digital input
Y1B
Output enable
Y1C
Y1D
Not used
Y1E
Y1F
Q64DAN
Device
Signal name
No.
X0
Module READY
X1
X2
X3
Not used
X4
X5
X6
X7
High resolution mode
X8
status flag
Operating condition
X9
setting completion flag
Offset/gain setting mode
XA
status flag
Channel change
XB
completion flag
Setting value change
XC
completion flag
Synchronous output
XD
mode flag
XE
Not used
XF
Error flag
Device
Signal name
No.
Y0
Not used
CH1 Output enable/
Y1
disable flag
CH2 Output enable/
Y2
disable flag
CH3 Output enable/
Y3
disable flag
CH4 Output enable/
Y4
disable flag
Y5
Y6
Y7
Not used
Y8
Operating condition
Y9
setting request
YA
User range write request
YB
Channel change request
Setting value change
YC
request
Synchronous output
YD
request
YE
Not used
YF
Error clear request
3
- 32

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec q series

Table of Contents