Quick-Start Procedure for Digital DDC (Decimation Plus NCO) Mode in ADC32RF4x and ADC32RF8x
10. After pressing the PROGRAM EVM button, the device is configured as shown in
Figure
20, indicating the 12-bit packed, 5-sample mode for LMFS82820.
Figure 20. ADC32RFxx-EVM GUI JESD204B Configuration Tab DDC Mode
24
ADC32RFxx-EVM
Copyright © 2016–2017, Texas Instruments Incorporated
Figure 19
SLAU620D – April 2016 – Revised August 2017
Submit Documentation Feedback
www.ti.com
and
Need help?
Do you have a question about the ADC32RF-EVM Series and is the answer not in the manual?