National Instruments VXI-MXI User Manual page 90

Register Descriptions
14r/w CMODE
13-12r, 1
7w,
1-0w
13w ECL1EN
12w ECL1DIR
VXI-MXI User Manual
MXI Address RMWMODE
Modifiers
Block
Non-Block
Comparison Mode Bit
This bit selects the range comparison mode for the logical address,
A16, A24, and A32 Window Mapping Registers. If CMODE is
cleared, a Base/Size range comparison is used to determine the
range of addresses in the windows. If CMODE is set, an upper and
lower bound is used to determine the range of addresses in the
windows. This bit is cleared on hard and soft resets.
Reserved Bits
These bits are reserved and read back as ones. Write a zero when
writing to these bits.
ECL Trigger 1 Enable Bit
Setting this bit enables the ECL Trigger line 1 to be mapped to the
Trigger Out SMB connector or from the Trigger In SMB connector
on the front panel, as specified by the ECL1DIR bit. Clearing this
bit disables the mapping of ECL Trigger Line 1 to the front panel
SMB connectors. This bit is cleared on a hard reset.
ECL Trigger Line 1 Direction Bit
If the ECL1EN bit is clear, this bit has no meaning. If ECL1EN is
set, this bit controls the routing of ECL trigger line 1.
If this bit is set, ECL trigger line 1 is driven by the signal received
on the front panel Trigger In SMB connector. If this bit is clear,
ECL trigger line 1 is driven out of the mainframe through the
Trigger Out SMB on the front panel. This bit is cleared on a hard
reset.
ECLxEN ECLxDIR
0
1
4-32
Bit
X MXIbus block to VMEbus block
MXIbus RMW cycle to VMEbus
0
RMW cycle
1 MXIbus block to VMEbus single
cycle
X Disabled
ECL Trigger Line X drives TRIG
0
OUT SMB
1 TRIG IN SMB drives ECL
Trigger Line X
© National Instruments Corporation
Chapter 4
Routing
Routing