Dma-Controller; Table 30: Dma Transfer Modes; Table 31: I/O Synchronization Signals - Siemens ERTEC200 Manual

8

DMA-Controller

The ERTEC 200 has a 1-channel DMA controller. This enables data to be transferred without placing an additional load
on the ARM946E-S. The following data transfers are possible:
Note (1) Due to the single-channel structure, the DMA controller can only service one direction (transmit or receive) in
serial interfaces. In the case of full-duplex operation, the other direction must be processed via software.
Properties of the DMA controller:
•
AHB master interface for the transfer of data
•
AHB slave interface for ARM946E-S access to the DMA register
•
4 request inputs for synchronization of the DMA controller with the SPI or UART I/O
•
Source and destination address must always be 4-byte aligned (bits 1:0 are ignored)
•
A bit width of 8 / 16 / 32 can specified independently for the source or for the target. Here, the bit width can be
smaller than the bit width of source or target.
•
The block size to be transferred is indicated in number of bytes and must be aligned with the set bus width. That
is, if a bus width of 32-bits is assigned as byte count for target or source, only one byte count with 4 bytes
aligned can be used.
•
Changed-Address-Mode/Hold-Address-Mode must be set individually for source and target.
Synchronization signals of UART and SPI for DMA transfers:
Description of the address modes:
•
Change-Address-Mode:
Increments or decrements the target and/or source address after each transfer (byte, 2 bytes, 4 bytes). The
byte counter is incremented or decremented in accordance with the transferred bytes.
•
Hold-Address-Mode:
In this mode, the target or source addressed is fixed.
The DMA transfer can be initiated by the software via a DMA control register or by a hardware signal
Software control:
The transfer can be started or stopped by writing to the Start/Abort DMA configuration register bit.
Hardware control:
The data transfer is controlled by activating the synchronization signal (see table "I/O Synchronization
Signals"). As soon as the sync signal is deactivated, the DMA controller stops the transfer. With the
next activation of the sync signal, the data transfer is resumed by the DMA controller.
When the DMA transfer is complete, a DMA_INTR interrupt takes place. In the case of a transfer to the
UART or SPI, the interrupt takes place after the last byte is transferred.
Copyright © Siemens AG 2007. All rights reserved.
Technical data subject to change
SOURCE TARGET
Peripheral Memory
(1)
Memory Peripheral
Peripheral Peripheral
(1)
Memory Memory

Table 30: DMA Transfer Modes

SOURCE
SPI1_SSPRXDMA
SPI1_SSPTXDMA
UART_UARTRXINTR
UART_UARTTXINTR

Table 31: I/O Synchronization Signals

SYNCHRONIZATION
Source
Target
(1)
Source and Target
(1)
None
DESCRIPTION
RX-FIFO not empty
TX-FIFO empty
UART Receive Interrupt
UART Transmit Interrupt
85
ERTEC 200 Manual
Version 1.1.0