Analog Devices ADE9000 Technical Reference Manual page 67

ADE9000 Technical Reference Manual
Addr. Name Bits
0x400 IPEAK [31:27] RESERVED
[26:24] IPPHASE
[23:0]
0x401 VPEAK [31:27] RESERVED
[26:24] VPPHASE
[23:0]
0x402 STATUS0 [31:26] RESERVED
25
24
23
22
21
20
19
18
17
16
15
14
Bit Name Settings Description
IPEAKVAL
VPEAKVAL
TEMP_RDY
MISMTCH
COH_WFB_FULL
WFB_TRIG
THD_PF_RDY
RMS1012RDY
RMSONERDY
PWRRDY
PAGE_FULL
WFB_TRIG_IRQ
DREADY
CF4
Rev. 0 | Page 67 of 86
Reserved.
These bits indicate which phases generate the
IPEAKVAL value. Note that the PEAKSEL, Bits[4:2]
in the CONFIG3 register determine which current
channel to monitor the peak value on. When
IPPHASE, Bit 0 is set to 1, Phase A current is
generated by the IPEAKVAL, Bits[23:0] value.
Similarly, IPPHASE, Bit 1 indicates that the Phase B
and IPPHASE, Bit 2 indicates that the Phase C
current generated the peak value.
The IPEAK register stores the absolute value of
the peak current. IPEAK is equal to xI_PCF/2
Reserved.
These bits indicate which phase(s) generate the
VPEAKVAL value. Note that the PEAKSEL,
Bits[4:2] in the CONFIG3 register determine which
voltage channels to monitor the peak value on.
When VPPHASE, Bit 0 is 1, the Phase A voltage
generated the VPEAKVAL, Bits[23:0] value.
Similarly, VPPHASE, Bit 1 indicates Phase B and
VPPHASE, Bit 2 indicates that the Phase C
voltage generated the peak value.
The VPEAK register stores the absolute value of
the peak voltage. VPEAK is equal to xV_PCF/2
Reserved.
This bit goes high to indicate when a new
temperature measurement is available.
This bit is set to indicate a change in the
relationship between ISUMRMS and ISUMLVL.
This bit is set when the waveform buffer is full
with resampled data, which is selected when
WF_CAP_SEL = 0 in the WFB_CFG register.
This bit is set when one of the events configured
in WFB_TRIG_CFG occurs.
This bit goes high to indicate when the THD and
power factor measurements update, every
1.024 sec.
This bit is set when the 10 cycle rms/12 cycle rms
values update.
This bit is set when the fast RMS½ values update. 0x0
This bit is set when the power values in the
xWATT_ACC, xVA_ACC, xVAR_ACC, xFWATT_ACC,
xFVA_ACC, and xFVAR_ACC registers update,
after PWR_TIME 8 kSPS samples.
This bit is set when a page enabled in the
WFB_PG_IRQEN register is filled with fixed data
rate samples, when WF_CAP_SEL bit in the
WFB_CFG register is equal to zero.
This bit is set when the waveform buffer stops
filling after an event configured in WFB_TRIG_CFG
occurs. This happens with fixed data rate samples
only, when WF_CAP_SEL bit in the WFB_CFG
register is equal to zero.
This bit is set when new waveform samples are
ready. The update rate depends on the data
selected in the WF_SRC bits in the WFB_CFG
register.
This bit is set when a CF4 pulse is issued, when
the CF4 pin goes from a high to low state.
UG-1098
Reset Access
0x0 R
0x0 R
0x0 R
5 .
0x0 R
0x0 R
0x0 R
5 .
0x0 R
0x0 R/W1
0x0 R/W1
0x0 R/W1
0x0 R/W1
0x0 R/W1
0x0 R/W1
R/W1
0x0 R/W1
0x0 R/W1
0x0 R/W1
0x0 R/W1
0x0 R/W1