Analog Devices ADE9000 Technical Reference Manual page 58

High performance, multiphase energy and power quality monitoring ic
Table of Contents

Advertisement

UG-1098
Address
Name
0x25A
CVRMSONE
0x25B
CIRMS1012
0x25C
CVRMS1012
0x25D
CMTREGION
0x265
NI_PCF
0x266
NIRMS
0x267
NIRMSONE
0x268
NIRMS1012
0x269
ISUMRMS
0x26A
VERSION2
0x2E5
AWATT_ACC
0x2E6
AWATTHR_LO
0x2E7
AWATTHR_HI
0x2EF
AVAR_ACC
0x2F0
AVARHR_LO
0x2F1
AVARHR_HI
0x2F9
AVA_ACC
0x2FA
AVAHR_LO
0x2FB
AVAHR_HI
0x303
AFWATT_ACC
0x304
AFWATTHR_LO
0x305
AFWATTHR_HI
0x30D
AFVAR_ACC
0x30E
AFVARHR_LO
0x30F
AFVARHR_HI
0x317
AFVA_ACC
0x318
AFVAHR_LO
0x319
AFVAHR_HI
0x321
BWATT_ACC
0x322
BWATTHR_LO
Description
Phase C voltage fast RMS½ calculation, one cycle rms updated every half cycle.
Phase C current fast 10 cycle rms/12 cycle rms calculation. The calculation is
performed over 10 cycles if SELFREQ = 0 for a 50 Hz network or over 12 cycles if
SELFREQ = 1 for a 60 Hz network, in the ACCMODE register.
Phase C voltage fast 10 cycle rms/12 cycle rms calculation. The calculation is
performed over 10 cycles if SELFREQ = 0 for a 50 Hz network or over 12 cycles if
SELFREQ = 1 for a 60 Hz network, in the ACCMODE register.
If multipoint gain and phase compensation is enabled, with MTEN = 1 in the
CONFIG0 register, these bits indicate which CIGAINx and CPHCALx is currently
being used.
Instantaneous neutral current channel waveform processed by the DSP at 8 kSPS.
Neutral current filter-based rms value.
Neutral current fast RMS½ calculation, one cycle rms updated every half cycle.
Neutral current fast 10 cycle rms/12 cycle rms calculation. The calculation is
performed over 10 cycles if SELFREQ = 0 for a 50 Hz network or over 12 cycles if
SELFREQ = 1 for a 60 Hz network, in the ACCMODE register.
Filter-based rms based on the sum of IA + IB + IC ± IN.
This register indicates the version of the metrology algorithms after the user
writes run = 1 to start the measurements.
Phase A accumulated total active power, updated after PWR_TIME 8 kSPS samples.
Phase A accumulated total active energy, LSB. Updated according to the settings
in the EP_CFG and EGY_TIME registers.
Phase A accumulated total active energy, MSB. Updated according to the settings in
the EP_CFG and EGY_TIME registers.
Phase A accumulated total reactive power, updated after PWR_TIME 8 kSPS samples.
Phase A accumulated total reactive energy, LSB. Updated according to the settings in
the EP_CFG and EGY_TIME registers.
Phase A accumulated total reactive energy, MSB. Updated according to the settings
in the EP_CFG and EGY_TIME registers.
Phase A accumulated total apparent power, updated after PWR_TIME 8 kSPS samples.
Phase A accumulated total apparent energy, LSB. Updated according to the settings
in the EP_CFG and EGY_TIME registers.
Phase A accumulated total apparent energy, LSB. Updated according to the settings
in the EP_CFG and EGY_TIME registers.
Phase A accumulated fundamental active power, updated after PWR_TIME
8 kSPS samples.
Phase A accumulated fundamental active energy, LSB. Updated according to the
settings in the EP_CFG and EGY_TIME registers.
Phase A accumulated fundamental active energy, MSB. Updated according to the
settings in the EP_CFG and EGY_TIME registers.
Phase A accumulated fundamental reactive power, updated after PWR_TIME 8 kSPS
samples.
Phase A accumulated fundamental reactive energy, LSB. Updated according to
the settings in the EP_CFG and EGY_TIME registers.
Phase A accumulated fundamental reactive energy, MSB. Updated according to
the settings in the EP_CFG and EGY_TIME registers.
Phase A accumulated fundamental apparent power, updated after PWR_TIME 8 kSPS
samples.
Phase A accumulated fundamental apparent energy, LSB. Updated according to
the settings in the EP_CFG and EGY_TIME registers.
Phase A accumulated fundamental apparent energy, MSB. Updated according to
the settings in the EP_CFG and EGY_TIME registers.
Phase B accumulated total active power, updated after PWR_TIME 8 kSPS samples.
Phase B accumulated total active energy, LSB. Updated according to the settings
in the EP_CFG and EGY_TIME registers.
Rev. 0 | Page 58 of 86
ADE9000 Technical Reference Manual
Reset
Access
0x00000000
R
0x00000000
R
0x00000000
R
0x0000000F
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x0000000C
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R
0x00000000
R

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADE9000 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents