Analog Devices ADE9000 Technical Reference Manual page 64

UG-1098
Address Name
0x685 AVA_2
0x686 AVAR_2
0x687 AFVAR_2
0x688 APF_2
0x689 AVTHD_2
0x68A AITHD_2
0x68B AFWATT_2
0x68C AFVA_2
0x68D AFIRMS_2
0x68E AFVRMS_2
0x68F AIRMSONE_2
0x690 AVRMSONE_2
0x691 AIRMS1012_2
0x692 AVRMS1012_2
0x693 BV_PCF_2
0x694 BI_PCF_2
0x695 BIRMS_2
0x696 BVRMS_2
0x697 BWATT_2
0x698 BVA_2
0x699 BVAR_2
0x69A BFVAR_2
0x69B BPF_2
0x69C BVTHD_2
0x69D BITHD_2
0x69E BFWATT_2
0x69F BFVA_2
0x6A0 BFIRMS_2
0x6A1 BFVRMS_2
0x6A2 BIRMSONE_2
0x6A3 BVRMSONE_2
0x6A4 BIRMS1012_2
0x6A5 BVRMS1012_2
0x6A6 CV_PCF_2
0x6A7 CI_PCF_2
0x6A8 CIRMS_2
0x6A9 CVRMS_2
0x6AA CWATT_2
0x6AB CVA_2
0x6AC CVAR_2
0x6AD CFVAR_2
0x6AE CPF_2
0x6AF CVTHD_2
0x6B0 CITHD_2
0x6B1 CFWATT_2
0x6B2 CFVA_2
0x6B3 CFIRMS_2
0x6B4 CFVRMS_2
0x6B5 CIRMSONE_2
0x6B6 CVRMSONE_2
0x6B7 CIRMS1012_2
Description
SPI burst read accessible. Registers organized by phase. See AVA.
SPI burst read accessible. Registers organized by phase. See AVAR.
SPI burst read accessible. Registers organized by phase. See AFVAR.
SPI burst read accessible. Registers organized by phase. See APF.
SPI burst read accessible. Registers organized by phase. See AVTHD.
SPI burst read accessible. Registers organized by phase. See AITHD.
SPI burst read accessible. Registers organized by phase. See AFWATT.
SPI burst read accessible. Registers organized by phase. See AFVA.
SPI burst read accessible. Registers organized by phase. See AFIRMS.
SPI burst read accessible. Registers organized by phase. See AFVRMS.
SPI burst read accessible. Registers organized by phase. See AIRMSONE.
SPI burst read accessible. Registers organized by phase. See AVRMSONE.
SPI burst read accessible. Registers organized by phase. See AIRMS1012.
SPI burst read accessible. Registers organized by phase. See AVRMS1012.
SPI burst read accessible. Registers organized by phase. See BV_PCF.
SPI burst read accessible. Registers organized by phase. See BI_PCF.
SPI burst read accessible. Registers organized by phase. See BIRMS.
SPI burst read accessible. Registers organized by phase. See BVRMS.
SPI burst read accessible. Registers organized by phase. See BWATT.
SPI burst read accessible. Registers organized by phase. See BVA.
SPI burst read accessible. Registers organized by phase. See BVAR.
SPI burst read accessible. Registers organized by phase. See BFVAR.
SPI burst read accessible. Registers organized by phase. See BPF.
SPI burst read accessible. Registers organized by phase. See BVTHD.
SPI burst read accessible. Registers organized by phase. See BITHD.
SPI burst read accessible. Registers organized by phase. See BFWATT.
SPI burst read accessible. Registers organized by phase. See BFVA.
SPI burst read accessible. Registers organized by phase. See BFIRMS.
SPI burst read accessible. Registers organized by phase. See BFVRMS.
SPI burst read accessible. Registers organized by phase. See BIRMSONE.
SPI burst read accessible. Registers organized by phase. See BVRMSONE.
SPI burst read accessible. Registers organized by phase. See BIRMS1012.
SPI burst read accessible. Registers organized by phase. See BVRMS1012.
SPI burst read accessible. Registers organized by phase. See CV_PCF.
SPI burst read accessible. Registers organized by phase. See CI_PCF.
SPI burst read accessible. Registers organized by phase. See CIRMS.
SPI burst read accessible. Registers organized by phase. See CVRMS.
SPI burst read accessible. Registers organized by phase. See CWATT.
SPI burst read accessible. Registers organized by phase. See CVA.
SPI burst read accessible. Registers organized by phase. See CVAR.
SPI burst read accessible. Registers organized by phase. See CFVAR.
SPI burst read accessible. Registers organized by phase. See CPF.
SPI burst read accessible. Registers organized by phase. See CVTHD.
SPI burst read accessible. Registers organized by phase. See CITHD.
SPI burst read accessible. Registers organized by phase. See CFWATT.
SPI burst read accessible. Registers organized by phase. See CFVA.
SPI burst read accessible. Registers organized by phase. See CFIRMS.
SPI burst read accessible. Registers organized by phase. See CFVRMS.
SPI burst read accessible. Registers organized by phase. See CIRMSONE.
SPI burst read accessible. Registers organized by phase. See CVRMSONE.
SPI burst read accessible. Registers organized by phase. See CIRMS1012.
Rev. 0 | Page 64 of 86
ADE9000 Technical Reference Manual
Reset Access
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W
0x00000000 R/W