Internal Rf Immunity Filter; Modes Of Operation; Output Data Rates And Format - Analog Devices ADE9000 Technical Reference Manual

UG-1098
Interfacing to Current and Voltage Sensors
Figure 4 and Figure 6 show the recommended circuits to
connect to current transformer sand Rogowski coil current
sensors. Figure 5 shows the interface circuit to measure the
mains voltage.
The antialiasing filter corner is chosen around 7 kHz to provide
sufficient attenuation of out of band signals near the modulator
clock frequency. The same RC filter corner is used on voltage
channels as well, to avoid phase errors between current and
voltage signals. Note that the Rogowski coil input network has a
second-order antialias filter to further reduce out of band noise
because the Rogowski sensor has a 1/f response.
I
Rb1
Rb2
CT
Figure 4. Application Circuit with Current Transformer Current Sensor
1MΩ
PHASE
1kΩ
240V rms
NEUTRAL
AGND
Figure 5. Application Circuit with Voltage Sensed Through Resistor Divider
100Ω
0.3535V rms
100Ω
Figure 6. Application Circuit with Rogowski Coil Current Sensor

INTERNAL RF IMMUNITY FILTER

Energy metering applications require the meter to be immune
to external radio frequency fields of 30 V/m, from 80 MHz up
to 10 GHz, according to IEC 61000-4-3. The
internal antialiasing filters to improve performance in this
testing because it is difficult to filter these signals externally.
The second-order, internal low-pass filter (LPF) has a corner
frequency of 10 MHz. Note that external antialias filters are
required to attenuate frequencies above 7 kHz, as shown in the
Interfacing to Current and Voltage Sensors section.
1kΩ
IxP
22nF
AGND
AGND
0.707Vrms max
22nF
IxN
1kΩ
VxP
22nF
0.240V rms
VxN
1kΩ
22nF
AGND
1kΩ
IxP
22nF 22nF
1kΩ
IxN
22nF 22nF
ADE9000 has
ADE9000 Technical Reference Manual

MODES OF OPERATION

Each ADC has two modes of operation: normal mode and
disabled mode.
In the normal mode of operation, ADCs are turned on and
sample continuously. The CHNL_DIS register can be used to
disable the ADCs individually.
There are 2 different power modes available in the
(see the Power Modes section). All ADCs are turned on in
PSM0 power mode. In PSM3 mode, all ADCs are disabled and
cannot be turned on.
Table 1. ADC Operation in PSMx Power Modes
PSMx Power Mode
PSM0
PSM3

OUTPUT DATA RATES AND FORMAT

When a conversion has been completed, the DREADY bit of the
STATUS0 register is set to 1. If the CF4_CFG[3:2] bits in the
CONFIG1 register are equal to 11, the CF4/ EVENT /DREADY
pin corresponds to DREADY and pulses high to indicate when
seven new ADC results are ready.
In the ADE9000, the modulator sampling rate (MODCLK) is
fixed at 2.048 MHz (CLKIN/12 = 24.576/12). The output data
rate of the sinc filter is MODCLK/64, whereas the low-pass
filter/decimator stage yields an output rate 4 times slower than
the sinc filter output rate. Figure 7 shows the digital filtering
that takes the 2.048 MHz ADC samples and creates waveform
information at a decimated rate of 32 kHz or 8 kHz.
ANALOG
INPUT
Σ-Δ × 7
Figure 7. Datapath Following ADC Stage
The output data rates are summarized in Table 2.
Table 2. Output Data Rates
Parameter
CLKIN Frequency
ADC Modulator Clock, MODCLK
SINC Output Data Rate, SINC_ODR
Low-Pass Filter Output Data Rate
3 dB Bandwidth
Rev. 0 | Page 4 of 86
ADC Mode of Operation
Normal (on)
Disabled (always off )
(×7 CHANNELS)
DIGITAL
MULTIBIT
SINC4
DECIMATOR
2.048MHz 32kHz
DIGITAL
WAVEFORM
WAVEFORM
BUFFER
Output Data Rate
24.576 MHz
2.048 MHz
32 kHz
8 kHz
3.2 kHz
ADE9000
IIR LPF/
8kHz