Table of Contents
Advertisement
Lattice Semiconductor
Transmit Control (TX_CTL)
This register should be overwritten only when the TX MAC is disabled. Writing this register while the TX MAC is
active results in unpredictable behavior.
Table 5-4. Transmit Configuration Register Description
Name: TX_CTL
Bits
Name
7:4
UNUSED
3
Transmit_short
2
Tx_ifg_stretch
1
FC_en
0
Tx_pass_fcs
Receive Control (RX_CTL)
This register should be overwritten only when the RX MAC is disabled. Writing this register while the RX MAC is
active results in unpredictable behavior.
Table 5-5. Receive Control Register Description
Name: RX_CTL
Bits
Name
7
UNUSED
6
drop_mac_ctrl
5
receive_short
4
receive_bc
3
receive_all_mc
2
rx_pause_en
1
rx_pass_fcs
0
prms
IPUG39_02.9, December 2010
Type
Default
—
—
Reserved
Transmit Short. When high, enables the Tx MAC to transmit
R/W
0
frames shorter than 64 bytes.
IFG Stretch Mode. When set, the Tx MAC operates in the IFG
stretch mode, to match the data rates of OC-192. The IPG
R/W
0
required to match OC192 is added to the value specified in
IPG_VAL.
Flow-control Enable. When set, this enables the flow control
R/W
0
functionality of the Tx MAC. This bit should be set for the Tx
MAC to transmit a PAUSE frame.
Transmit Pass FCS. When set, the FCS field generation is dis-
R/W
0
abled in the Tx MAC, and the user is responsible to generate
the appropriate FCS field.
Type
Default
Reserved
Drop MAC Control Frames. When set, all MAC control frames are
R/W
0
not passed on to the client interface.
Receive Short Frames. When high, enables the Rx MAC to
R/W
0
receive frames shorter than 64 bytes.
Receive Broadcast. When high, enables the Rx MAC to receive
R/W
0
broadcast frames
Receive Multicast. When high, the multicast frames will be
R/W
0
received per the filtering rules for such frames. When low, no Mul-
ticast (except PAUSE) frames will be received.
Receive PAUSE. When set, the Rx MAC will indicate the PAUSE
R/W
0
frame reception to the Tx MAC. PAUSE frames are received and
transferred to the FIFO only when drop_mac_ctrl bit is NOT set.
Rx Pass FCS and Pad. When set, the FCS and any of the padding
R/W
0
bytes are passed to the FIFO. When low, the MAC will strip off the
FCS and any padding bytes before transferring it to the FIFO.
Promiscuous Mode. When asserted, all filtering schemes are
R/W
0
abandoned and the Rx MAC receives frames with any address.
28
Application Support
Address: A02H
Description
Address: A03H
Description
10 Gb+ Ethernet MAC IP Core User's Guide
Advertisement
Table of Contents
