Transmission Delay - Mitsubishi Electric QJ71DN91 User Manual

Melsec q series devicenet master-slave module
Hide thumbs Also See for QJ71DN91:
Table of Contents

Advertisement

3 SPECIFICATIONS

3.5.3 Transmission delay

3 - 50
Transmission delay time depends on the use of Data consistency dedicated instruction.
The following notations are used in the calculation formulas (1) and (2).
ST
: Sequence scan time [ms]
LS
: Link scan time [ms] (Refer to Section 3.5.1.)
PIT
: Production inhibit time [ms] (Refer to Section 3.4.5.)
LC
: Communication cycle time [ms]
LS < PIT: LC = LS + PIT [ms]
LS ≥ PIT: LC = LS [ms]
(1) When Data consistency dedicated instruction is not used
The following table lists transmission delay time when I/O data is read/written
using auto refresh or MOV/FROM/TO instruction.
(a)
Transmission delay of send data
Item
Maximum value
Normal value
(b)
Transmission delay of receive data
Item
Reading the receive data using MOV or
Maximum value
Reading the receive data using MOV or
Normal value
(2) When Data consistency dedicated instruction is used
The following table lists transmission delay time when I/O data is read/written
using Data consistency dedicated instruction.
(a)
Transmission delay of send data (using DNTMWR or DNTSWR)
Item
Maximum value
Normal value
(b)
Transmission delay of receive data (using DNTMRD or DNTSRD)
Item
Maximum value
Normal value
Transmission delay time
LC × 2 + ST [ms]
LC + ST × 0.5 [ms]
Condition
FROM/TO instruction
Using auto refresh
FROM/TO instruction
Using auto refresh
Condition
ST × 2
LC
ST × 2 > LC
LC < ST
Condition
ST × 2
LC
ST
LC < ST × 2
LC < ST
MELSEC-Q
Transmission delay time
LC × 2 [ms]
LC × 2 + ST [ms]
LC [ms]
LC + ST×0.5 [ms]
Transmission delay time
LC × 3 [ms]
ST × 2 + LC × 2 [ms]
ST × 4 [ms]
ST + LC [ms]
Transmission delay time
ST + LC [ms]
ST + LC × 2 [ms]
ST × 3 [ms]
ST + LC [ms]
3 - 50

Advertisement

Table of Contents
loading

Table of Contents