Dio Connector: Cn3 - AXIOMTEK EP812 User Manual

®
EP812 Pentium M All-in-One Capa Board User's Manual
CN17: USB Connector Pin Assignment
Pin Signal Name

2.4.3 DIO Connector: CN3

Pin Signal
1 In-0
In-1
3
5 In-2
In-3
7
9 GND
2.4.4 Enhanced IDE Interface Connector: CN5
The EP812 Series includes a PCI bus enhanced IDE controller
that can support master/slave mode and post write transaction
mechanisms with 64-byte buffer and master data transaction.
44-pin IDE Interface Connector:
Pin Description
1 Reset #
4
Data 8
7 Data 5
10
Data 11
13 Data 2
16 Data 14
19
GND
22 GND
25
IOR #
16
Pin Signal
2 Out-0
Out-1
4
6 Out-2
Out-3
8
10 GND
Pin Description Pin
2 GND
5
Data 6
8 Data 10
11 12
Data 3
14 Data 13 15
17 Data 0 18
20 21
No connector
23 IOW # 24
26 27
GND
2
1
3 4
6
5
8
7
9 10
Description
3 Data 7
6
Data 9
9 Data 4
Data 12
Data 1
Data 15
No connector
GND
IOCHRDY
Hardware Description