ST STM32F103x6 Manual page 40

Electrical characteristics
Figure 19. SPI timing diagram - slave mode and CPHA = 0
NSS input
t SU(NSS)
CPHA= 0
CPOL=0
t w(SCKH)
CPHA= 0
t w(SCKL)
CPOL=1
t a(SO)
MISO
OUT P UT
t su(SI)
MOSI
I NPUT
1. Measurement points are done at CMOS levels: 0.3V
Figure 20. SPI timing diagram - slave mode and CPHA = 1
NSS input
t SU(NSS)
CPHA=1
CPOL=0
t w(SCKH)
CPHA=1
t w(SCKL)
CPOL=1
t a(SO)
MISO
OUT P UT
MOSI
I NPUT
52/67
t c(SCK)
t v(SO)
MS B O UT
M SB IN
t h(SI)
t v(SO)
MS B O UT
t su(SI)
t h(SI)
M SB IN
t h(SO)
BI T6 OUT
B I T1 IN
and 0.7V
.
DD DD
1)
t c(SCK)
t h(SO)
BI T6 OUT
B I T1 IN
STM32F103xx
t h(NSS)
t r(SCK)
t dis(SO)
t f(SCK)
LSB OUT
LSB IN
t h(NSS)
t r(SCK)
t dis(SO)
t f(SCK)
LSB OUT
LSB IN
ai14135
ai14134