Intel P4304XXMFEN2 Service Manual page 181

Hide thumbs Also See for P4304XXMFEN2:
Table of Contents

Advertisement

Intel
®
Server Chassis P4304XXMFEN2/P4304XXMUXX Product Family System Integration and Service Guide
LED #
Upper Nibble
Checkpoint
Lower Nibble
Upper Nibble
C7h
Lower Nibble
Upper Nibble
0h
Lower Nibble
Upper Nibble
40h
Lower Nibble
Upper Nibble
41h
Lower Nibble
Upper Nibble
42h
Lower Nibble
Upper Nibble
43h
Lower Nibble
Upper Nibble
46h
Lower Nibble
Upper Nibble
47h
Lower Nibble
Upper Nibble
48h
Lower Nibble
Upper Nibble
49h
Lower Nibble
Upper Nibble
4Ah
Lower Nibble
Upper Nibble
E8h
Lower Nibble
Upper Nibble
E9h
Lower Nibble
Upper Nibble
EAh
Lower Nibble
EBh
Upper Nibble
Diagnostic LED Decoder
LED 3
LED 2
LED 1
LED 0
8h
4h
2h
(MSB)
(LSB)
8h
4h
2h
(MSB)
(LSB)
1
1
0
0
1
1
0
0
0
0
0
0
S3 Resume
0
1
0
0
0
0
0
1
0
0
0
0
0
1
0
0
0
1
0
1
0
0
0
1
BIOS Recovery
0
1
0
0
1
1
0
1
0
0
1
1
0
1
0
1
0
0
0
1
0
1
0
0
0
1
0
1
0
1
1
1
1
1
0
0
1
1
1
1
0
0
1
1
1
1
0
1
1
1
1
1h
1h
0
1
0
0
0
S3 Resume PEIM (S3 Started)
0
0
S3 Resume PEIM (S3 Boot Script)
1
0
S3 Resume PEIM (S3 Video Repost)
0
0
S3 Resume PEIM (S3 OS wake)
1
0
PEIM which Detected Forced Recovery Condition
0
0
PEIM which Detected User Recovery Condition
1
0
Recovery PEIM (Recovery Started)
0
0
Recovery PEIM (Capsule Found)
1
0
Recovery PEIM (Capsule Loaded)
0
0
No Usable Memory Error
0
0
Memory is locked by Intel® Trusted Execution
Technology and is inaccessible.
1
0
DDR4 Channel Training Error
0
0
Description
DXE ACPI Enable
Clear POST Code
163

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

P4304xxmuxx

Table of Contents