Eaton EMR-5000 Installation, Operation And Maintenance Manual page 1049

Name
Logic.LE54.Out inverted
Logic.LE54.Gate In1-I
Logic.LE54.Gate In2-I
Logic.LE54.Gate In3-I
Logic.LE54.Gate In4-I
Logic.LE54.Reset Latch-I
Logic.LE55.Gate Out
Logic.LE55.Timer Out
Logic.LE55.Out
Logic.LE55.Out inverted
Logic.LE55.Gate In1-I
Logic.LE55.Gate In2-I
Logic.LE55.Gate In3-I
Logic.LE55.Gate In4-I
Logic.LE55.Reset Latch-I
Logic.LE56.Gate Out
Logic.LE56.Timer Out
Logic.LE56.Out
Logic.LE56.Out inverted
Logic.LE56.Gate In1-I
Logic.LE56.Gate In2-I
Logic.LE56.Gate In3-I
Logic.LE56.Gate In4-I
Logic.LE56.Reset Latch-I
Logic.LE57.Gate Out
Logic.LE57.Timer Out
Logic.LE57.Out
Logic.LE57.Out inverted
Logic.LE57.Gate In1-I
Logic.LE57.Gate In2-I
Logic.LE57.Gate In3-I
Logic.LE57.Gate In4-I
Logic.LE57.Reset Latch-I
Logic.LE58.Gate Out
Logic.LE58.Timer Out
Logic.LE58.Out
Logic.LE58.Out inverted
Description
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
www.eaton.com
EMR-5000 IM02602012E
1049