Eaton EMR-5000 Installation, Operation And Maintenance Manual page 1044

Name
Logic.LE33.Gate In4-I
Logic.LE33.Reset Latch-I
Logic.LE34.Gate Out
Logic.LE34.Timer Out
Logic.LE34.Out
Logic.LE34.Out inverted
Logic.LE34.Gate In1-I
Logic.LE34.Gate In2-I
Logic.LE34.Gate In3-I
Logic.LE34.Gate In4-I
Logic.LE34.Reset Latch-I
Logic.LE35.Gate Out
Logic.LE35.Timer Out
Logic.LE35.Out
Logic.LE35.Out inverted
Logic.LE35.Gate In1-I
Logic.LE35.Gate In2-I
Logic.LE35.Gate In3-I
Logic.LE35.Gate In4-I
Logic.LE35.Reset Latch-I
Logic.LE36.Gate Out
Logic.LE36.Timer Out
Logic.LE36.Out
Logic.LE36.Out inverted
Logic.LE36.Gate In1-I
Logic.LE36.Gate In2-I
Logic.LE36.Gate In3-I
Logic.LE36.Gate In4-I
Logic.LE36.Reset Latch-I
Logic.LE37.Gate Out
Logic.LE37.Timer Out
Logic.LE37.Out
Logic.LE37.Out inverted
Logic.LE37.Gate In1-I
Logic.LE37.Gate In2-I
Logic.LE37.Gate In3-I
Logic.LE37.Gate In4-I
Description
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
www.eaton.com
EMR-5000 IM02602012E
1044