Table of Contents
Advertisement
$0020 - $002F
Address
Name
DBGCAL
$002C
BKP0L
DBGCBX
$002D
BKP1X
DBGCBH
$002E
BKP1H
DBGCBL
$002F
BKP1L
$0030 - $0031
Address
Name
$0030
PPAGE
$0031
Reserved
$0032 - $0033
Address
Name
1
$0032
PORTK
(1)
$0033
DDRK
NOTES:
1. Only applicable in special emulation-only bond outs, for emulation of extended memory map.
$0034 - $003F
Address
Name
$0034
SYNR
$0035
REFDV
CTFLG
$0036
TEST ONLY
$0037
CRGFLG
$0038
CRGINT
$0039
CLKSEL
$003A
PLLCTL
DBG (including BKP) map 1 of 1 (HCS12 Debug)
Bit 7
Bit 6
read
Bit 7
6
write
read
PAGSEL
write
read
Bit 15
14
write
read
Bit 7
6
write
MMC map 4 of 4 (HCS12 Module Mapping Control)
Bit 7
Bit 6
Read:
0
0
Write:
Read:
0
0
Write:
MEBI map 3 of 3 (HCS12 Multiplexed External Bus Interface)
Bit 7
Bit 6
Read:
Bit 7
6
Write:
Read:
Bit 7
6
Write:
CRG (Clock and Reset Generator)
Bit 7
Bit 6
Read:
0
0
Write:
Read:
0
0
Write:
Read: TOUT7
TOUT6
Write:
Read:
RTIF
PROF
Write:
Read:
0
RTIE
Write:
Read:
PLLSEL
PSTP
Write:
Read:
CME
PLLON
Write:
Device User Guide — 9S12C128DGV1/D V01.05
Bit 5
Bit 4
Bit 3
5
4
3
EXTCMP
13
12
11
5
4
3
Bit 5
Bit 4
Bit 3
PIX5
PIX4
PIX3
0
0
0
Bit 5
Bit 4
Bit 3
5
4
3
5
4
3
Bit 5
Bit 4
Bit 3
SYN5
SYN4
SYN3
0
0
REFDV3
TOUT5
TOUT4
TOUT3
0
LOCK
LOCKIF
0
0
LOCKIE
SYSWAI
ROAWAI
PLLWAI
0
AUTO
ACQ
Bit 2
Bit 1
Bit 0
2
1
Bit 0
10
9
Bit 8
2
1
Bit 0
Bit 2
Bit 1
Bit 0
PIX2
PIX1
PIX0
0
0
0
Bit 2
Bit 1
Bit 0
2
1
Bit 0
2
1
Bit 0
Bit 2
Bit 1
Bit 0
SYN2
SYN1
SYN0
REFDV2
REFDV1
REFDV0
TOUT2
TOUT1
TOUT0
TRACK
SCM
SCMIF
0
0
SCMIE
CWAI
RTIWAI
COPWAI
PRE
PCE
SCME
37
Advertisement
Table of Contents
