Table of Contents
Advertisement
Revision History
Version
Revision
Effective
Number
Date
00.01
25.JAN.03 25.JAN.03
00.02
07.FEB.03 07.FEB.03
00.03
25.FEB.03 25.FEB.03
00.04
15.APR.03 15.APR03
00.05
05.MAY.03 05.MAY.03
00.06
21.MAY.03 21.MAY.03
01.00
15.JUL.03
15.JUL03
01.01
12.AUG.03 12.AUG.03
01.02
20.NOV.03 20.NOV.03
01.03
27.NOV.03 27.NOV.03
01.04
27.JAN.04 27.JAN.04
01.05
11.FEB.04 11.FEB.04
Author
Date
Device User Guide — 9S12C128DGV1/D V01.05
Description of Changes
Original Version. Based on C32 user guide version 01.12
Enhanced PortK description
Part number table revision in preface
QFP112 Emulation pinout correction
Enhanced part number explanation in preface
Reduced pseudo STOP current spec. for C64,C96,C128
Enhanced PortAD signal description
Corrected VDDR description in 2.4.2
Revised pin leakage in electrical parameters
SPI timing parameter table correction
Output drive high value reduced in 3V range
PE[4:2] Pull-Up spec out of reset changed
3V Expansion bus timing parameters not tested in production
Minimum bus frequency specification increased to 0.25MHz.
Parameter classification added to Appendix Table C-2.
IOH changed to 4mA for 3V range.
LVR level defined.for C32. Run IDD changed for C32.
Block guide reference table updated
Added PCB layout guide for Pierce oscillator configuration
IOL parameter updated in 3.3V range
Updated PARTID listing due to C128 ECO revision
Changed DOC number and CPU DOC reference number
Included separate C32 LVI levels
Changed PortM pull up reset state to enabled.
Added References to the CAN-less GC-Family
No major revision number increment, since silicon functionality is
not changed.
Added VDDX connection in PCB layout figures 8-1.to 8-6
Added Part ID for 2L45J mask set to Part ID table
Table A-4 VDD/VDDPLL min when supplied externally now 2.35V
Reference S12FTS128K1 in Preface (was S12FTS128K)
Reference to CPU Guide corrected to Version2
Corrected flash sector sizes for C-Family devices with >64K Flash
Corrected Preface Table 0-1 16K part listing to GC16 without CAN
Added PPAGE specifications to memory map diagrams
Added flash timing parameters for 1024 byte sector size
2
Advertisement
Table of Contents
