Table of Contents
Advertisement
Page 32
5.7
Configuring the Talon System Using the Configuration Panel (continued)
5.7.4
Parameter
<user entry>
Bandwidth
and unit of
measurement
Interpolation
<user entry>
Upconversion
checkbox
Center
<user entry>
Frequency
Gate/Trigger
None
a
Mode
Gate
Trigger
Gate/Trigger
Positive
Polarity
Negative
Internal
b
Sync Source
External
Disk Data Rate
xxx.x MHz
D/A Output
xxx.x MHz
Sample Rate
a. If you select external triggering, an external LVTTL trigger signal must be connected to the system. If an ex-
ternal LVTTL trigger signal is not connected to the system, false triggers can occur.
b. See
Section 5.8
for sync guidelines.
Rev.: 1.0
Configuring Channel 1 Output Parameters (continued)
Table 5−3: Channel 1 Output Parameters
Selection
To enter bandwidth, click the Bandwidth radio button and enter your
desired bandwidth. This bandwidth is the usable bandwidth, using
the 80% filter. Usable bandwidth = 80% x fs / decimation.
To enter an interpolation value, click the Interpolation radio button
and enter your desired interpolation.
Click the box to select or deselect upconversion.
This parameter is only available for DDC configuration. It sets the
Local Oscillator (NCO) frequency which translates that frequency
in the ADC sampled signal down to 0 Hz. Also known
as the tuning frequency.
The gating and triggering mode is disabled and the Channel 1
output is always delivering samples.
The Channel 1 output delivers output samples only when the logic
level of the Gate/Trigger signal is true and stops delivering samples
when false. The Gate/Trigger signal is accepted on the multi−pin
digital connector on the 78651 panel.
The Channel 1 output delivers output samples when the rising or
falling edge of the Gate/Trigger signal occurs and stops delivering
samples at the end of the Playback Length. The Gate/Trigger
signal is accepted on the multi−pin digital connector on the 78651
panel.
In Gate Mode, the Channel 1 output delivers samples when the
logic level of the Gate/Trigger signal is 1. In Trigger Mode, the
Channel 1 output starts delivering samples at the rising (positive−
going) edge of the Gate/Trigger signal.
In Gate Mode, the Channel 1 output delivers samples when the
logic level of the Gate/Trigger signal is 0. In Trigger Mode, the
Channel 1 output starts delivering samples at the falling (negative−
going) edge of the Gate/Trigger signal.
Uses the internal VCXO (voltage−controlled crystal oscillator).
Uses the externally supplied clock to the CLK SSMC connector.
Reports the data rate at which this channel will record data to disk.
Reports the calculated D/A output sample rate based on the Clock
Source, Clock Frequency, and Clock Divider.
Talon RTX 2767 Operating Manual
Description
Advertisement
Table of Contents
