Sign In
Upload
Download
Table of Contents
Contents
Add to my manuals
Delete from my manuals
Share
URL of this page:
HTML Link:
Bookmark this page
Add
Manual will be automatically added to "My Manuals"
Print this page
×
Bookmark added
×
Added to my manuals
Manuals
Brands
Intel Manuals
Computer Hardware
PXA270
Optimization manual
Loop Fusion; Loop Unrolling - Intel PXA270 Optimization Manual
Pxa27x processor family
Hide thumbs
1
2
Table Of Contents
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
page
of
144
Go
/
144
Contents
Table of Contents
Bookmarks
Table of Contents
Advertisement
{
prefetch(A[i][j+1]);
sum += A[i][j];
}
5.1.5
Loop Fusion
Loop fusion is a process of combining multiple loops, which reuse the same data, into one loop.
The advantage of this is that the reused data is immediately accessible from the data cache. Refer to
this example:
for(i=0; i<NMAX; i++)
{
prefetch(A[i+1], c[i+1], c[i+1]);
A[i] = b[i] + c[i];
}
for(i=0; i<NMAX; i++)
{
prefetch(D[i+1], c[i+1], A[i+1]);
D[i] = A[i] + c[i];
}
The second loop reuses the data elements A[i] and c[i]. Fusing the loops together produces:
for(i=0; i<NMAX; i++)
{
prefetch(D[i+1], A[i+1], c[i+1], b[i+1]);
ai = b[i] + c[i];
A[i] = ai;
D[i] = ai + c[i];
}
In some instances, loop fusion can actually cause performance degradation. In general, loop fusion
should only be used when the data operated on in each loop is the same and when all of the
contents within the fused loop will fit entirely in the instruction cache.
5.1.6
Loop Unrolling
Most compilers unroll fixed length loops when compiled with speed optimizations.
Intel® PXA27x Processor Family Optimization Guide
High Level Language Optimization
5-9
Table of
Contents
Previous
Page
Next
Page
1
...
106
107
108
109
Advertisement
Table of Contents
Related Manuals for Intel PXA270
Computer Hardware Intel PXA27x Series Specification Update
Processor family (42 pages)
Computer Hardware Intel PXA27x User Manual
Developer’s kit (88 pages)
Computer Hardware Intel PXA255 Developer's Manual
Intel computer hardware user manual (600 pages)
Computer Hardware Intel PXA255 Datasheet
Electrical, mechanical, and thermal specification (40 pages)
Computer Hardware Intel PXA255 User Manual
Xscale microarchitecture (198 pages)
Computer Hardware Intel PXA27 Series Design Manual
(298 pages)
Computer Hardware Intel PXA27 Series Quick Start Manual
Processor developer's kit (16 pages)
Computer Hardware Intel PD6730 Application Note
Zv port implementation (15 pages)
Computer Hardware Intel PCI-6886 User Manual
Pci intel celeron m 600mhz 0l2 half-sized sbc with vga/ lvds/lan/usb2.0/sata and sdd (102 pages)
Computer Hardware Intel XL710-Q2 User Manual
Ethernet adapters and devices. x520 series (98 pages)
Computer Hardware Intel WPC2011NA - Pro/wireless 2011 Pccard Wireless Nic Product Reference Manual
Lan pc card (81 pages)
Computer Hardware Intel PRO/100 User Manual
Packet protect enabling the ipsec protocol on microsoft windows nt 4.0 (82 pages)
Computer Hardware Intel SL3QA - Pentium III 550 MHz Processor Specification
Specification update (93 pages)
Computer Hardware Intel PSB-701LF User Manual
Intel core 2 duo/quad full size cpu card with vga/sound/2lan (77 pages)
Computer Hardware Intel BX80532PG3200D Datasheet
Intel pentium processor on 45-nm process, platforms based on mobile intel 4 series express chipset family (74 pages)
Computer Hardware Intel RH80536GC0332M - Pentium M 1.8 GHz Processor Datasheet
Pentium m processor on 90 nm process with 2-mb l2 cache (84 pages)
Related Content for Intel PXA270
PXA255 Loop Fusion
Intel PXA255
855GM Figure 138. Example For Minimizing Loop Inductance
Intel 855GM
852GME Figure 106. Minimized Loop Inductance Example
Intel 852GME
Pentium M Processor Loop Clock Configuration
Intel Pentium M Processor
ATX 3.0 Closed Loop Stability - Required
Intel ATX 3.0
E42249-003 Closed-Loop Stability
Intel E42249-003
855GME Processor Phase Lock Loop (Pll) Design Guidelines
intel 855GME
810A3 Phase Lock Loop (Pll) Decoupling
Intel 810A3
855PM Intel 855Pm Mch Phase Lock Loop Power Delivery Design Guidelines
Intel 855PM
Quark SoC X1000 Current Loop Radiation
Intel Quark SoC X1000
Pentium Pro Family 11.4.3. Phase Lock Loop (Pll) Decoupling
Intel Pentium Pro Family
ECB-862 Series Manufacturing Post Loop
Intel ECB-862 Series
ESM-2740 Manufacturing Post Loop
Intel ESM-2740
E6420 - Core 2 Duo Dual-Core Processor Phase Lock Loop (Pll) And Filter
Intel E6420 - Core 2 Duo Dual-Core Processor
BX80623I32100 Phase Lock Loop (Pll) Signals
Intel BX80623I32100
HH80552PG0962M - Pentium 4 3.4 GHz Processor Phase Lock Loop (Pll) And Filter
Intel HH80552PG0962M - Pentium 4 3.4 GHz Processor
This manual is also suitable for:
Pxa271
Pxa272
Pxa273
Table of Contents
Print
Rename the bookmark
Delete bookmark?
Delete from my manuals?
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL