Lvds Flat Panel Connector (Lvds) (J20) - Kontron KTQM67/mITX User Manual

KTD-N0819-K

6.4.2 LVDS Flat Panel Connector (LVDS) (J20)

Two graphic pipes are supported; meaning that up to two independent displays can be implemented
using any two of display connectors (IO Area - and Internal connectors) with the exception of the
combination eDP + LVDS.
Note Type
Max. 0.5A PWR
Max. 0.5A PWR
Max. 0.5A PWR
Max. 0.5A PWR
Max. 0.5A PWR
2K2Ω, 3.3V
3.3V level
3.3V level
LVDS
LVDS
LVDS
LVDS LVDS ACLK-
LVDS
Max. 0.5A PWR
LVDS
LVDS
LVDS
LVDS LVDS BCLK-
LVDS
Max. 0.5A PWR
Note: The KTQM67 on-board LVDS connector supports single and dual channel, 18/24bit SPWG
panels up to the resolution 1600x1200 or 1920x1080 and with limited frame rate some
1920x1200.
Signal Description – LVDS Flat Panel Connector:
Signal Description
LVDS A0..A3 LVDS A Channel data
LVDS ACLK LVDS A Channel clock
LVDS B0..B3 LVDS B Channel data
LVDS BCLK LVDS B Channel clock
BKLTCTL Backlight control (1), PWM signal to implement voltage in the range 0-3.3V
BKLTEN# Backlight Enable signal (active low) (2)
VDD ENABLE Output Display Enable.
VCC supply to the display. Power-on/off sequencing depending on selected (in BIOS
LCDVCC setup) display type. 5V or 3.3V selected in BIOS setup. LCDVCC is shared with eDP
connector. Maximum load is 1A at both voltages.
DDC CLK DDC Channel Clock
Notes: Windows API will be available to operate the BKLTCTL signal. Some Inverters have a limited
voltage range 0- 2.5V for this signal: If voltage is > 2.5V the Inverter might latch up. Some
Inverters generates noise on the BKLTCTL signal, resulting in making the LVDS transmission
failing (corrupted picture on the display). By adding a 1Kohm resistor in series with this signal,
mounted in the Inverter end of the cable kit, the noise is limited and the picture is stable.
If the Backlight Enable is required to be active high then, check the following BIOS Chipset
setting: Backlight Signal Inversion = Enabled.
Page 47
Signal PIN
+12V 1
+12V 3
+12V 5
+5V 7
LCDVCC 9 10
OT DDC CLK 11 12
OT BKLTCTL 13 14
OT BKLTEN# 15 16
LVDS A0- 17 18
LVDS A1- 19 20
LVDS A2- 21 22
23 24
LVDS A3- 25 26
GND 27 28
LVDS B0- 29 30
LVDS B1- 31 32
LVDS B2- 33 34
35 36
LVDS B3- 37 38
GND 39 40
Internal Connectors
Signal Type
2 +12V PWR Max. 0.5A
4 +12V PWR Max. 0.5A
6 GND PWR Max. 0.5A
8 GND PWR Max. 0.5A
LCDVCC PWR Max. 0.5A
DDC DATA OT
VDD ENABLE OT
GND PWR Max. 0.5A
LVDS A0+ LVDS
LVDS A1+ LVDS
LVDS A2+ LVDS
LVDS ACLK+ LVDS
LVDS A3+ LVDS
GND PWR Max. 0.5A
LVDS B0+ LVDS
LVDS B1+ LVDS
LVDS B2+ LVDS
LVDS BCLK+ LVDS
LVDS B3+ LVDS
GND PWR Max. 0.5A
KTQM67 Users Guide
Note
2K2Ω, 3.3V
3.3V level