NEC UNIVERGE NEAX 2000 IPS General Description Manual page 98

Family of products
Hide thumbs Also See for UNIVERGE NEAX 2000 IPS:
Table of Contents

Advertisement

CHAPTER 4 EQUIPMENT DESCRIPTION
Common Control Cards (Cont.)
Abbrev
Name Code
MP
PN-CP31-D
ETHER
PZ-M606-A
FP
PN-CP15
ETHER
PZ-M697
(for DML)
FP
PN-CP33
(for DML)
UNIVERGE NEAX 2000 IPS General Description
Issue 5
Main Processor Card (DMR)
Provides LAN control function, System-based Device Registration
Server (DRS), built-in FP, 33 MHz PCI BUS, Memory (SDRAM 32
MB, Flash ROM 9 MB), TDSW (1024CH × 1024CH), 16-line CFT,
PB sender, Clock, 2-line PLO (receiver mode/source mode), one
RS-232C port, 4-line PB receiver, internal Music-on-Hold tone,
BUS interface. BUS interface functions as a driver/receiver of
various signals, adjusts gate delay timing, cable delay timing,
monitors I/O Bus and PCM BUS.
Supports MP Program Download (FTP download for stand alone
mode only).
One card is required per system.
Ethernet Control Card
Mounted on MP card to accommodate the Ethernet and
transmit/receive a signal of TCP/IP protocol. Provides Auto
Negotiation function.
• Set to ON/OFF by the office data setting
[For Series 3400 software or later]
10 BASE-T/100 BASE-TX twisted pair cable is connected directly
to this card.
Firmware Processor Card
Provides Line/Trunk interface, Memory (RAM 768 KB), and inter-
module BUS interface. BUS interface functions as a driver/receiver
of various signals, adjusts gate delay timing and cable delay
timing, monitors I/O Bus and PCM BUS. When the system consists
of three PIMs or more, one each of this card is mounted
respectively in PIM2, PIM4, and PIM6.
Ethernet Control and inter-module BUS interface Card Mounted on
PN-CP31-E card to accommodate the Ethernet and
transmit/receive a signal of TCP/IP protocol.
Provides Auto Negotiation function.
– Set to ON/OFF by the office data setting.
10BASE-T/100BASE-TX twisted pair cable is connected directly to
this card. BUS interface functions as a driver/receiver of various
signals, adjusts gate delay timing and cable delay timing, monitors
I/O Bus and PCM BUS.
Occupies two physical slots width per card on PN-CP31-E card.
Firmware Processor Card
Provides Line/Trunk interface, Memory (RAM 768 KB), and inter-
module BUS interface. BUS interface functions as a driver/receiver
of various signals, adjusts gate delay timing and cable delay
timing, monitors I/O Bus and PCM BUS. When the system consists
of three MCs or more, one each of this card is mounted
respectively in the MP slot of MC2, MC4, and MC6.
Remarks
Page 94

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents