T-Sgpio 1/2 & 3-Sgpio 1/2 Headers; Tpm Header (Jtpm1) - Supermicro X9SRW-F User Manual

X9srw series
Hide thumbs Also See for X9SRW-F:
Table of Contents

Advertisement

T-SGPIO 1/2 & 3-SGPIO 1/2 Headers
Two T-SGPIO (Serial-Link General Pur-
pose Input/Output) headers are located
next to the I-SATA Ports on the mother-
board. Additionally, two 3-SGPIO ports
(for SAS) are also located next to USB
8/9 . These headers are used to com-
municate with the enclosure manage-
ment chip in the system. See the table
on the right for pin definitions. Refer to
the board layout below for the locations
of the headers.

TPM Header (JTPM1)

This header is used to connect a
Trusted Platform Module (TPM), which
is available from a third-party vendor.
A TPM is a security device that sup-
ports encryption and authentication
in hard drives. It enables the moth-
erboard to deny access if the TPM
associated with the hard drive is not
installed in the system. See the table
on the right for pin definitions.
JPL1
J30
IPMI LAN
USB/0/1
USB/2/3
KB/MOUSE
JUSBKM
LE2
SXB2
A
3
C
JI2C3
JI2C2
D
C
B
T-SGPIO4
T-SGPIO3
T-SGPIO2
T-SGPIO1
JI2C1
J29
JTPM1:TPM/PORT80
JSTBY1:STAND BY POWER FOR DOM
JTPM1
LE1
JTPM1: TPM/PORT80
JBT1:CMOS CLEAR
E
+
SXB1B
2-25
Serial_Link-SGPIO
Pin Definitions
Pin#
Definition
1
NC
3
Ground
5
Load
7
Clock
NC: No Connections
Trusted Platform Module Header
Pin Definitions
Pin #
Definition
1
LCLK
3
LFRAME
5
LRESET
7
LAD3
9
VCC3
11
LAD0
13
RSV0
15
SB3V
17
GND
19
LPCPD
A. T-SGPIO 1
B. T-SGPIO 2
A
C. T-SGPIO 3
J1
J2
J3
J4
DIMM4B
DIMM4A
DIMM3B
DIMM3A
R136
C241
I-SATA3
I-SATA1
I-SATA5
I-SATA0
I-SATA2
I-SATA4
JWF1
Chapter 2: Installation
Pin
Definition
2
NC
4
DATA Out
6
Ground
8
NC
Pin #
Definition
2
GND
4
No Pin
6
VCC5
8
LAD2
10
LAD1
12
GND
14
RSV1
16
SERIRQ
18
CLKRUN
20
RSV2
D. T-SGPIO 4
E. TPM Header
DIMM1A
DIMM1B
DIMM2A
DIMM2B
1
FAN3
1
JL1
:CHASSIS INTRUSION

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents