Ethernet - Renesas RX Family User Manual

Renesas demonstration kit (rdk) for rx62n
Hide thumbs Also See for RX Family:
Table of Contents

Advertisement

Mode No.
USB Host
USB Function / device/ slave
USB On the Go (OTG)

6.10. Ethernet

The Ethernet module conforms to the Ethernet or IEEE802.3 media access control (MAC) standard. Ethernet controller is
connected to the direct memory access controller for Ethernet controller (E-DMAC) and carries out high-speed data
transfer to and from the memory. In addition, Ethernet controller is connected to DP83640 physical receiver chip enabling
it to perform transmission and reception of Ethernet frames. Note that the chip is configured in Reduced Pin-count mode
(RMII).
The Ethernet PHY is configured at power-on reset for Auto-Negotiation, advertising 10Base-T and 100Base-TX in both
full and half-duplex modes. Each unit is pre-programmed with a unique IEEE assigned MAC address ranging from
00:30:55:08:00:01 to 00:30:55:08:FF:FF. If there is a problem with the pre-programmed MAC address, the demonstration
code will default to 00:30:55:08:00:00. The MAC address programmed into the part at the factory is shown on the back
of the board.
Table 6-8 contains details of the signal descriptions and pin connections. All connections to the MCU are direct.
USB DIP Switch Settings (SW6)
SW6.1
OFF
ON
OFF
Table 6-7: USB DIP Switch SW6 settings
Net Name
Function
ETH_CLK
Transmit/Receive Clock
TX_EN
Transmit Enable
RMII_TXD0
Transmit Data, Bit 1
RMII_TXD1
Transmit Data, Bit 2
RMII_MAS
Master Mode (high)
RX_ER
Receive Error
RMII_RXD0
Receive Data, Bit 1
RMII_RXD1
Receive Data, Bit 2
CRS
Carrier Sense
MDC
Management Data Clock
MDIO
Management data I/O
ETH-IRQ
IEEE1588 signalling pin
Table 6-8: Ethernet Module Connections
14
SW6.2
SW6.3
OFF
ON
OFF
OFF
ON
OFF
MCU Pin
Number
58
56
55
54
NC
57
59
61
53
66
67
98
SW6.4
OFF
ON
OFF

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rx600 seriesRx62n groupRdk

Table of Contents