Schematic Diagrams
Processor 6/7 GND, 7/7 RSVD
PROCESSOR
A T 20
A T 17
A R 31
A R 28
A R 26
A R 24
A R 23
A R 20
A R 17
A R 15
A R 12
A R 9
A R 6
A R 3
A P 20
A P 17
A P 13
A P 10
A P 7
A P 4
A P 2
A N 34
Sheet 7 of 55
A N 31
A N 23
A N 20
A N 17
Processor 6/7 GND,
A M 29
A M 27
A M 25
A M 20
7/7 RSVD
A M 17
A M 14
A M 11
A M8
A M5
A M2
A L 34
A L 31
A L 23
A L 20
A L 17
A L 12
A L9
A L6
A L3
A K 29
A K 27
A K 25
A K 20
A K 17
A J 31
A J 23
A J 20
A J 17
A J 14
A J 11
A J8
A J5
A J2
A H 35
A H 34
A H 33
A H 32
A H 31
A H 30
A H 29
A H 28
A H 27
A H 26
A H 20
A H 17
A H 13
A H 9
A H 6
A H 3
A G 10
A F 8
A F 4
A F 2
A E 35
B - 8 Processor 6/7 GND, 7/7 RSVD
6/7
( GND )
U 3 8H
U 3 8I
A E 3 4
V S S 1
V S S 8 1
A E 3 3
V S S 2
V S S 8 2
A E 3 2
K 27
V S S 3
V S S 8 3
V S S 16 1
A E 3 1
K 9
V S S 4
V S S 8 4
V S S 16 2
A E 3 0
K 6
V S S 5
V S S 8 5
V S S 16 3
A E 2 9
K 3
V S S 6
V S S 8 6
V S S 16 4
A E 2 8
J 32
V S S 7
V S S 8 7
V S S 16 5
A E 2 7
J 30
V S S 8
V S S 8 8
V S S 16 6
A E 2 6
J 21
V S S 9
V S S 8 9
V S S 16 7
A E 6
J 19
V S S 1 0
V S S 9 0
V S S 16 8
A D 1 0
H 35
V S S 1 1
V S S 9 1
V S S 16 9
A C 8
H 32
V S S 1 2
V S S 9 2
V S S 17 0
A C 4
H 28
V S S 1 3
V S S 9 3
V S S 17 1
A C 2
H 26
V S S 1 4
V S S 9 4
V S S 17 2
A B 3 5
H 24
V S S 1 5
V S S 9 5
V S S 17 3
A B 3 4
H 22
V S S 1 6
V S S 9 6
V S S 17 4
A B 3 3
H 18
V S S 1 7
V S S 9 7
V S S 17 5
A B 3 2
H 15
V S S 1 8
V S S 9 8
V S S 17 6
A B 3 1
H 13
V S S 1 9
V S S 9 9
V S S 17 7
A B 3 0
H 11
V S S 2 0
V S S 10 0
V S S 17 8
A B 2 9
H 8
V S S 2 1
V S S 10 1
V S S 17 9
A B 2 8
H 5
V S S 2 2
V S S 10 2
V S S 18 0
A B 2 7
H 2
V S S 2 3
V S S 10 3
V S S 18 1
A B 2 6
G 34
V S S 2 4
V S S 10 4
V S S 18 2
A B 6
G 31
V S S 2 5
V S S 10 5
V S S 18 3
A A 1 0
G 20
V S S 2 6
V S S 10 6
V S S 18 4
Y 8
G9
V S S 2 7
V S S 10 7
V S S 18 5
Y 4
G6
V S S 2 8
V S S 10 8
V S S 18 6
Y 2
G3
V S S 2 9
V S S 10 9
V S S 18 7
W 3 5
F 30
V S S 3 0
V S S 11 0
V S S 18 8
W 3 4
F 27
V S S 3 1
V S S 11 1
V S S 18 9
W 3 3
F 25
V S S 3 2
V S S 11 2
V S S 19 0
W 3 2
F 22
V S S 3 3
V S S 11 3
V S S 19 1
W 3 1
F 19
V S S 3 4
V S S 11 4
V S S 19 2
W 3 0
F 16
V S S 3 5
V S S 11 5
V S S 19 3
W 2 9
E 35
V S S 3 6
V S S 11 6
V S S 19 4
W 2 8
E 32
V S S 3 7
V S S 11 7
V S S 19 5
VSS
W 2 7
E 29
V S S 3 8
V S S 11 8
V S S 19 6
W 2 6
E 24
V S S 3 9
V S S 11 9
V S S 19 7
W 6
E 21
A ll N CTF p ins s ho uld
V S S 4 0
V S S 12 0
V S S 19 8
V 1 0
E 18
b e Te st Po int s an d
V S S 4 1
V S S 12 1
V S S 19 9
U 8
E 13
V S S 4 2
V S S 12 2
V S S 20 0
s ho ul d b e rou te d as
U 4
E 11
V S S 4 3
V S S 12 3
V S S 20 1
U 2
E 8
t ra ce .
V S S 4 4
V S S 12 4
V S S 20 2
T 35
E 5
V S S 4 5
V S S 12 5
V S S 20 3
T 34
E 2
A T 3 5
T P _ MC P _ V S S _ N C T F 1
V S S 4 6
V S S 12 6
V S S 20 4
V S S _ N C TF 1
T P _ MC P _ V S S _ N C T F 2
T 33
D 33
A T 1
V S S 4 7
V S S 12 7
V S S 20 5
V S S _ N C TF 2
T 32
D 30
A R 3 4
V S S 4 8
V S S 12 8
V S S 20 6
V S S _ N C TF 3
T 31
D 26
B 3 4
V S S 4 9
V S S 12 9
V S S 20 7
V S S _ N C TF 4
T 30
D 9
B 2
V S S 5 0
V S S 13 0
V S S 20 8
V S S _ N C TF 5
T 29
D 6
B 1
T P _M C P _ V S S _ N C T F 6
V S S 5 1
V S S 13 1
V S S 20 9
V S S _ N C TF 6
T 28
D 3
A 3 5
T P _M C P _ V S S _ N C T F 7
V S S 5 2
V S S 13 2
V S S 21 0
V S S _ N C TF 7
T 27
C 34
V S S 5 3
V S S 13 3
V S S 21 1
T 26
C 32
V S S 5 4
V S S 13 4
V S S 21 2
T 6
C 29
V S S 5 5
V S S 13 5
V S S 21 3
R 1 0
C 28
V S S 5 6
V S S 13 6
V S S 21 4
P 8
C 24
V S S 5 7
V S S 13 7
V S S 21 5
P 4
C 22
V S S 5 8
V S S 13 8
V S S 21 6
P 2
C 20
Cu sto me rs do n ot
V S S 5 9
V S S 13 9
V S S 21 7
N 3 5
C 19
me ed to p ull
V S S 6 0
V S S 14 0
V S S 21 8
N 3 4
C 16
V S S 6 1
V S S 14 1
V S S 21 9
N 3 3
B 31
do wn an y of th e
V S S 6 2
V S S 14 2
V S S 22 0
N 3 2
B 25
VS S_N CT F pin s.
V S S 6 3
V S S 14 3
V S S 22 1
N 3 1
B 21
V S S 6 4
V S S 14 4
V S S 22 2
N 3 0
B 18
V S S 6 5
V S S 14 5
V S S 22 3
N 2 9
B 17
V S S 6 6
V S S 14 6
V S S 22 4
N 2 8
B 13
Ch eck li st 1. 5:
V S S 6 7
V S S 14 7
V S S 22 5
N 2 7
B 11
V S S 6 8
V S S 14 8
V S S 22 6
VS S_N CT F Pin s
N 2 6
B 8
V S S 6 9
V S S 14 9
V S S 22 7
ca n b e co nne ct ed
N 6
B 6
V S S 7 0
V S S 15 0
V S S 22 8
M1 0
B 4
to GN D or le ft
V S S 7 1
V S S 15 1
V S S 22 9
L 35
A 29
V S S 7 2
V S S 15 2
V S S 23 0
as NC
L 32
A 27
V S S 7 3
V S S 15 3
V S S 23 1
L 29
A 23
(f loa ti ng ).
V S S 7 4
V S S 15 4
V S S 23 2
L 8
A 9
Wh en ti ed to G ND
V S S 7 5
V S S 15 5
V S S 23 3
L 5
V S S 7 6
V S S 15 6
L 2
th ey sh ou ld be
V S S 7 7
V S S 15 7
K 3 4
ro ute d as tr ac e
V S S 7 8
V S S 15 8
K 3 3
V S S 7 9
V S S 15 9
an d n ot a s a G ND
K 3 0
V S S 8 0
V S S 16 0
pl ane .
MOL E X 4 79 8 9 -01 3 2
MOL E X 4 79 8 9 -01 3 2
PROCESSOR
7/7
S 3 Po w e r Re d uc tio n w h it e p ap e r
R 4 9 5
0 _ 04
4
D
S
V R E F _ C H _ A _ D I MM
MV R E F _ D Q _D I M0
Q4 6
*A O 34 0 2 L
R 4 96
D R A MR S T _C N T R L
* 1 00 K _ 0 4
3
D R A MR S T _C N T R L
R 4 97
0_ 0 4
D
S
V R E F _ C H _B _ D I MM
MV R E F _ D Q _D I M1
Q4 7
*A O 34 0 2 L
R 4 98
D R A MR S T _C N T R L
* 1 00 K _ 0 4
CFG Straps for Processor
P CI-E xpre ss Co nfig urat ion S elec t
CF G0
1 : Si ngle PEG
0 :
Bi furc atio n
en able
C F G 0
R 3 6 4
3. 0 1 K _ 1% _ 0 4
M77 0CU? :
R58 ? ? ? ? ,
? ? ? ?
CFG 3 - PCI-E xpre ss S tatic Lan e Re vers al
? W86 0CU? ? !
1 : Norm al Op erat ion
R 5 8
* 0_ 0 4
C FG 3
0 : Lane Numb ers Reve rsed
15 - > 0, 14 - > 1, ...
RSV D8 6
Con ne ct to G ND
C F G3
R 38 0
*3 . 0 1 K _1 % _ 04
R 3 5 2
* 0_ 0 4
CFG 4 - Displ ay P ort Prese nce
R 3 5 1
* 0_ 0 4
1 : Disa blled ; No phy sica l
Cus to mer s do
not n eed t o
Disp lay Port atta ched to
imp le men t th e
Embe dded Disp lay Port
C FG 4
pul l- dow n
res is tor s. T his
0 : Enab led; An e xter nal
is fo r i nt er nal
Disp lay Port devi ce i s
val id ati on
conn ecte d to the Embe dded
pur po se on ly .
Disp lay Port
C F G4
R 38 1
*3 . 0 1 K _1 % _ 04
CFG 7 - Reser ved - Te mpora rily use d fo r
ear ly C larks fiel d sa mples .
C la rks fi el d ( on ly fo r ear ly s amp le s
p re -ES 1) - Co nn ect t o GND w it h 3 .0 1K
O hm /5% r es ist or
C FG 7
N ot e: On ly te mp ora ry f or ea rl y C FD
Che ck li st 1. 5:
s am ple s (r PGA /B GA) [ Fo r d et ai ls
RSV D_ 86
p le ase r ef er to th e WW 33 Mo W and
Con ne ct to G ND or l eav e it NC ( fl oat in g).
s ig hti ng r epo rt ].
Not e: C RB ha s lef t thi s pi n N C (f loa ti ng) .
F or a co mm on mo the rb oa rd de si gn (f or
A UB an d CF D), t he pu ll -do wn r esi st or
s ho uld b e use d. Do es n ot im pa ct AU B
f un cti on al ity .
R363
M770 CU? ? ?
C F G 7
R 3 6 3
*3 . 0 1K _1 % _0 4
W860 CU? ?
( RESERVED )
U 38 E
A J 1 3
R S V D 32
A J 1 2
R S V D 33
A P 2 5
R S V D 1
A L2 5
A H 2 5
R S V D 2
R S V D 34
A L2 4
A K 2 6
R S V D 3
R S V D 35
A L2 2
R S V D 4
A J3 3
A L 2 6
R S V D 5
R S V D 36
A G9
A R 2
R S V D 6
R S V D _N C T F _ 37
M2 7
R S V D 7
L2 8
A J 2 6
R S V D 8
R S V D 38
J1 7
A J 2 7
R S V D 9
R S V D 39
H 1 7
R S V D 1 0
G2 5
R S V D 1 1
G1 7
R S V D 1 2
E 3 1
A P 1
R S V D 1 3
R S V D _N C T F _ 40
E 3 0
A T 2
R S V D 1 4
R S V D _N C T F _ 41
A T 3
R S V D _N C T F _ 42
A R 1
R S V D _N C T F _ 43
A L 2 8
R S V D 45
C F G 0
A M3 0
A L 2 9
C F G[ 0 ]
R S V D 46
A M2 8
A P 3 0
C F G[ 1 ]
R S V D 47
A P 3 1
A P 3 2
C F G[ 2 ]
R S V D 48
C F G 3
A L3 2
A L 2 7
C F G[ 3 ]
R S V D 49
C F G 4
A L3 0
A T 3 1
C F G[ 4 ]
R S V D 50
A M3 1
A T 3 2
C F G[ 5 ]
R S V D 51
A N 2 9
A P 3 3
C F G[ 6 ]
R S V D 52
C F G 7
A M3 2
A R 3 3
C F G[ 7 ]
R S V D 53
A K 3 2
A T 3 3
C F G[ 8 ]
R S V D _N C T F _ 54
A K 3 1
A T 3 4
C F G[ 9 ]
R S V D _N C T F _ 55
A K 2 8
A P 3 5
C F G[ 1 0]
R S V D _N C T F _ 56
A J2 8
A R 3 5
C F G[ 1 1]
R S V D _N C T F _ 57
A N 3 0
A R 3 2
C F G[ 1 2]
R S V D 58
A N 3 2
C F G[ 1 3]
A J3 2
C F G[ 1 4]
A J2 9
E 1 5
C F G[ 1 5]
R S V D _ T P _ 59
A J3 0
F 1 5
C F G[ 1 6]
R S V D _ T P _ 60
A K 3 0
A 2
C F G[ 1 7]
K E Y
R S V D 8 6
H 1 6
D 15
R S V D _ T P _8 6
R S V D 62
C 15
R S V D 63
R S V D 6 4_ R
A J 1 5
R 1 0 6
R S V D 64
A H 1 5
R S V D 6 5_ R
R 1 0 1
R S V D 65
B 1 9
R S V D 1 5
A 1 9
R S V D 1 6
C ust om er s d o not
H _ R S V D 1 7_ R
A 2 0
R S V D 1 7
n eed t o imp le men t
H _ R S V D 1 8_ R
B 2 0
R S V D 1 8
A A 5
t he pu ll -do wn
R S V D _ T P _ 66
U 9
A A 4
r esi st or s. Th is is
R S V D 1 9
R S V D _ T P _ 67
T 9
R 8
R S V D 2 0
R S V D _ T P _ 68
f or in te rna l
A D 3
R S V D _ T P _ 69
A C 9
A D 2
v ali da ti on pu rpo se
R S V D 2 1
R S V D _ T P _ 70
A B 9
A A 2
o nly .
R S V D 2 2
R S V D _ T P _ 71
A A 1
R S V D _ T P _ 72
R 9
R S V D _ T P _ 73
A G 7
R S V D _ T P _ 74
C 1
A E 3
R S V D _ N C TF _ 2 3
R S V D _ T P _ 75
A 3
R S V D _ N C TF _ 2 4
V 4
R S V D _ T P _ 76
V 5
R S V D _ T P _ 77
N 2
R S V D _ T P _ 78
J2 9
A D 5
R S V D 2 6
R S V D _ T P _ 79
J2 8
A D 7
R S V D 2 7
R S V D _ T P _ 80
W 3
R S V D _ T P _ 81
A 3 4
W 2
R S V D _ N C TF _ 2 8
R S V D _ T P _ 82
A 3 3
N 3
R S V D _ N C TF _ 2 9
R S V D _ T P _ 83
A E 5
R S V D _ T P _ 84
C 3 5
A D 9
R S V D _ N C TF _ 3 0
R S V D _ T P _ 85
B 3 5
R S V D _ N C TF _ 3 1
A P 3 4
V S S
V SS (A P3 4) ca n b e
l eft N C is CR B
M OL E X 47 9 8 9-0 1 3 2
i mpl em en tat io n ;
E DS/ DG
r eco mm en dat io n t o
G ND
8
MV R E F _D Q_ D I M 0
9
MV R E F _D Q_ D I M 1
*0 _ 04
*0 _ 04
Need help?
Do you have a question about the X8100 and is the answer not in the manual?